Electronic Components Datasheet Search
  English  ▼

X  

PCAL9535APW Datasheet(PDF) 8 Page - NXP Semiconductors

Part # PCAL9535APW
Description  Low-voltage 16-bit I2C-bus I/O port with interrupt and Agile I/O
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCAL9535APW Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button PCAL9535APW Datasheet HTML 4Page - NXP Semiconductors PCAL9535APW Datasheet HTML 5Page - NXP Semiconductors PCAL9535APW Datasheet HTML 6Page - NXP Semiconductors PCAL9535APW Datasheet HTML 7Page - NXP Semiconductors PCAL9535APW Datasheet HTML 8Page - NXP Semiconductors PCAL9535APW Datasheet HTML 9Page - NXP Semiconductors PCAL9535APW Datasheet HTML 10Page - NXP Semiconductors PCAL9535APW Datasheet HTML 11Page - NXP Semiconductors PCAL9535APW Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 46 page
background image
PCAL9535A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 28 September 2012
8 of 46
NXP Semiconductors
PCAL9535A
Low-voltage 16-bit I2C-bus I/O port with interrupt and Agile I/O
6.2.4 Polarity inversion register pair (04h, 05h)
The Polarity inversion registers (registers 4 and 5) allow polarity inversion of pins defined
as inputs by the Configuration register. If a bit in these registers is set (written with ‘1’), the
corresponding port pin’s polarity is inverted in the Input register. If a bit in this register is
cleared (written with a ‘0’), the corresponding port pin’s polarity is retained. A register pair
write is described in Section 7.1 and a register pair read is described in Section 7.2.
6.2.5 Configuration register pair (06h, 07h)
The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a
bit in these registers is set to 1, the corresponding port pin is enabled as a
high-impedance input. If a bit in these registers is cleared to 0, the corresponding port pin
is enabled as an output. A register pair write is described in Section 7.1 and a register pair
read is described in Section 7.2.
Table 9.
Polarity inversion port 0 register (address 04h)
Bit
7
6
5
4
3
2
1
0
Symbol
N0.7
N0.6
N0.5
N0.4
N0.3
N0.2
N0.1
N0.0
Default
00
00
00
00
Table 10.
Polarity inversion port 1 register (address 05h)
Bit
7
6
5
4
3
2
1
0
Symbol
N1.7
N1.6
N1.5
N1.4
N1.3
N1.2
N1.1
N1.0
Default
00
00
00
00
Table 11.
Configuration port 0 register (address 06h)
Bit
7
6
5
4
3
2
1
0
Symbol
C0.7
C0.6
C0.5
C0.4
C0.3
C0.2
C0.1
C0.0
Default
11
11
11
11
Table 12.
Configuration port 1 register (address 07h)
Bit
7
6
5
4
3
2
1
0
Symbol
C1.7
C1.6
C1.5
C1.4
C1.3
C1.2
C1.1
C1.0
Default
11
11
11
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com