| Electronic Components Datasheet Search |
|
CT1820 Datasheet(PDF) 4 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
CT1820 Datasheet(HTML) 4 Page - Aeroflex Circuit Technology |
|
4 / 10 page ![]() Aeroflex Circuit Technology SCDCT1820 REV D 6/25/99 Plainview NY (516) 694-6700 4 33 DEC RST 20 -0.4 20 -0.4 A LOW on this input (for 1µs minimum) resets the decoder to a condition ready for a new word, resets the COMM / DATA SYNC output LOW, and resets the VALID WORD output HIGH. 34 GROUND Logic and Power Return. 35 OUTPUT INH 20 -0.4 20 -0.4 A LOW on this input holds output pins 25 and 26 LOW. 36 SERIAL DATA OUT -400 1.6 -400 4.0 4.0 The received serial data in NRZ format is available at this pin during LOW TAKE DATA. 37 TAKE DATA -360 2.4 -400 4.0 4.0 A LOW on this output indicates data shifting during the receive cycle. 38 MRST 60 -1.2 20 -0.4 A LOW on this input (for 1µs minimum) interrupts and clears the transmit cycle, resets the FAIL SAFE, and also performs the same functions as DEC RST. 39 BROADCAST* -300 1.6 -400 4.0 4.0 A HIGH on this output indicates reception of a valid COMMAND (or STATUS) word containing all ONES in the address field. 40 MODE CODE* -600 2.4 -600 6.0 6.0 A LOW on this output indicates reception of a valid COMMAND (or STATUS) word containing all ONES or all ZEROS in the sub-address field. 41 D6 40 -0.4 -1000 2.4 20 -0.4 -1000 6.0 10.0 Part of 16 Bit TRI-STATE l/O 42 D7 43 DATA SELECT 2 20 -0.4 20 -0.4 A LOW on this input applies the contents of the SECOND RANK REC’V REG to the D0-D7 I/O pins. 44 D5 40 -0.4 -1000 2.4 20 -0.4 -1000 6.0 10.0 Part of 16 Bit TRI-STATE l/O 45 D0 LSB of 16BIT TRI-STATE I/O 46 D1 Part of 16 Bit TRI-STATE l/O 47 D2 Part of 16 Bit TRI-STATE l/O 48 D3 Part of 16 Bit TRI-STATE l/O 49 LATCH DATA 2 20 -0.4 A HIGH on this input allows the l/O data on D0-D7 to appear at the output of the FIRST RANK XMT REG. A LOW on this input holds the register outputs in their last state. 50 D4 40 -0.4 -1000 2.4 -1000 6.0 Part of 16 Bit TRl-STATE l/O 51 LOAD DATA 2 60 -1.2 A LOW on this input loads the D0-D7 data into the SECOND RANK XMT REG. A HIGH on this input then locks out the data inputs to permit serial shifting. 52 LATCH DATA 1 20 -0.4 A HIGH on this input allows the l/O data on D8-D15 to appear at the output of the FIRST RANK XMT REG. A LOW on this input holds the register outputs in their last state. 53 LOAD DATA 1 60 -1.2 20 -0.4 A LOW on this input loads the D8-D15 data into the SECOND RANK XMT REG. A HIGH on this input then locks out the data inputs to permit serial shifting. 54 D13 40 -0.4 -1000 2.4 -1000 6.0 10.0 Part of 16 Bit TRl-STATE l/O. OPTIONAL SERIAL INPUT. 55 D14 56 D15 Pin No Name CT1555-3 CT1820 CT1820-2 Description IIH (µA) IIL (µA) IOH (µA) IOL (mA IIH (µA) IIL (µA) IOH (µA) IOL (mA IOL (mA) |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |