Electronic Components Datasheet Search
  English  ▼

X  

OR2C04A Datasheet(PDF) 151 Page - List of Unclassifed Manufacturers

Part # OR2C04A
Description  Field-Programmable Gate Arrays
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

OR2C04A Datasheet(HTML) 151 Page - List of Unclassifed Manufacturers

Back Button OR2C04A Datasheet HTML 147Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 148Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 149Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 150Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 151Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 152Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 153Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 154Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 155Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 192 page
background image
Data Sheet
June 1999
ORCA Series 2 FPGAs
Lucent Technologies Inc.
151
Timing Characteristics (continued)
Notes:
The pin-to-pin timing information from
ORCA Foundry version 9.2 and later is more accurate than this table. For earlier versions of ORCA Foundry,
the pin-to-pin timing parameters in this table should be used instead of results reported by
ORCA Foundry.
This clock delay is for a fully routed clock tree that uses the primary clock network. It includes both the input buffer delay, the clock routing to the
PFU CLK input, the clock
→Q of the FF, and the delay through the output buffer. The delay will be reduced if any of the clock branches are not
used. The given timing requires that the input clock pin be located at one of the four center PICs on any side of the device and that the direct
FF
→I/O routing be used.
If the clock pin is not located at one of the four center PICs, this delay must be increased by up to the following amounts:
OR2T15B = 5.7%, OR2T40B = 12.5%.
Figure 62. Global Clock to Output Delay
Table 43B. OR2TxxB Global Clock to Output Delay (Pin-to-Pin)—Output on Same Side of the Device as the
Clock Pin
OR2TxxB Commercial: VDD = 3.0 V to 3.6 V, 0 °C
≤ TA ≤ 70 °C;
Industrial: VDD = 3.0 V to 3.6 V, –40 °C
≤ TA ≤ +85 °C; CL=50 pF.
Description
(TJ = 85 °C, VDD = min)
Device
Speed
Unit
-7
-8
Min
Max
Min
Max
CLK Input Pin
→ OUTPUT Pin
(Fast)
OR2T15B
OR2T40B
—
—
7.3
7.5
—
—
6.6
6.6
ns
ns
CLK Input Pin
→ OUTPUT Pin
(Slewlim)
OR2T15B
OR2T40B
—
—
8.2
8.4
—
—
7.4
7.6
ns
ns
CLK Input Pin
→ OUTPUT Pin
(Sinklim)
OR2T15B
OR2T40B
—
—
12.9
13.1
—
—
12.1
12.3
ns
ns
5-4846(F)
OUTPUT (50 pF LOAD)
Q
D
CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com