OR2C04A datasheet(155/192 Pages) ETC

155 / 192 page

Data Sheet

June 1999

ORCA Series 2 FPGAs

Lucent Technologies Inc.

155

Timing Characteristics (continued)

Notes:

The pin-to-pin timing parameters in this table should be used instead of results reported by

ORCA Foundry.

This clock delay is for a fully routed clock tree that uses the primary clock network. It includes both the input buffer delay and the clock routing to

the PFU CLK input. The delay will be reduced if any of the clock branches are not used. The given Setup (delayed and no delay) and Hold

(delayed) timing allows the input clock pin to be located in any PIC on any side of the device, but direct I/O

→FF routing must be used. The Hold

(no delay) timing assumes the clock pin is located at one of the four center PICs and direct I/O

→FF routing is used. If it is not located at one of

the four center PICs, this delay must be increased by up to the following amounts: OR2T15B = 5.7%, OR2T40B = 12.5%.

Figure 64. Global Input to Clock Setup/Hold Time

Table 45B. OR2TxxB Global Input to Clock Setup/Hold Time (Pin-to-Pin)

OR2TxxB Commercial: VDD = 3.0 V to 3.6 V, 0 °C

≤ TA ≤ 70 °C; Industrial: VDD = 3.0 V to 3.6 V, –40 °C ≤ TA ≤ +85 °C.

Description

(TJ = all, VDD = all)

Device

Speed

Unit

-7

-8

Min

Max

Min

Max

Input to CLK (TTL/CMOS)

Setup Time (no delay)

OR2T15B

OR2T40B

0.0

—

0.0

—

Input to CLK (TTL/CMOS)

Setup Time (delayed)

OR2T15B

OR2T40B

4.7

7.7

—

4.0

5.5

—

Input to CLK (TTL/CMOS)

Hold Time (no delay)

OR2T15B

OR2T40B

1.6

1.4

—

1.4

1.3

—

Input to CLK (TTL/CMOS)

Hold Time (delayed)

OR2T15B

OR2T40B

0.0

—

0.0

—

CLK

INPUT

5-4847(F)

OR2C04A Datasheet(PDF) 155 Page - List of Unclassifed Manufacturers

OR2C04A Datasheet(HTML) 155 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL