Electronic Components Datasheet Search
  English  ▼

X  

AD7091 Datasheet(PDF) 17 Page - Analog Devices

Part # AD7091
Description  1 MSPS, Ultralow Power, 12-Bit ADC in 8-Lead LFCSP
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7091 Datasheet(HTML) 17 Page - Analog Devices

Back Button AD7091 Datasheet HTML 12Page - Analog Devices AD7091 Datasheet HTML 13Page - Analog Devices AD7091 Datasheet HTML 14Page - Analog Devices AD7091 Datasheet HTML 15Page - Analog Devices AD7091 Datasheet HTML 16Page - Analog Devices AD7091 Datasheet HTML 17Page - Analog Devices AD7091 Datasheet HTML 18Page - Analog Devices AD7091 Datasheet HTML 19Page - Analog Devices AD7091 Datasheet HTML 20Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 17 / 20 page
background image
Data Sheet
AD7091
Rev. A | Page 17 of 20
SOFTWARE RESET
The AD7091 requires the user to initiate a software reset upon
power-up. Note that failure to apply the correct software reset
command may result in a device malfunction. The timing
diagram for the software reset operation is shown in Figure 28.
To issue a software reset,
1. Start a conversion by pulling CONVST low.
2. Read back the conversion result by pulling CS low after the
conversion is complete.
3. Between the second and eighth SCLK cycles, pull CS high
to short cycle the read operation.
4. At the end of the next conversion, the software reset is
executed.
As soon as a software reset is issued, the user can start another
conversion by pulling CONVST low.
INTERFACING WITH AN 8-/16-BIT SPI BUS
It is also possible to interface the AD7091 with a conventional
8-/16-bit SPI bus.
Performing conversions and reading results can be achieved by
configuring the host SPI interface for 16 bits, which results in
providing an additional four SCLK cycles to complete a conver-
sion compared with the standard interface methods (see the
Busy Indicator Enabled section and the Busy Indicator Disabled
section).
After the 13th SCLK falling edge with the busy indicator enabled
or after the 12th SCLK falling edge with the busy indicator disabled,
SDO returns to a high impedance state. The additional four bits
should be treated as don’t care bits by the host. All other timings
are as shown in Figure 26 and Figure 27, with tQUIET starting after
the 16th SCLK cycle.
A software reset can be performed by configuring the SPI bus for
eight bits and performing the operation described in the Software
Reset section.
t8
CONVST
t7
SHORT CYCLE READ
t10
CS
SDO
EOC
EOC/
SOFTWARE
RESET
t12
t8
t7
NOTES
1. EOC IS THE END OF A CONVERSION.
SCLK
1
2
8
7
6
t5
t3
Figure 28. Software Reset Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com