Electronic Components Datasheet Search
  English  ▼

X  

EP3C80 Datasheet(PDF) 134 Page - Altera Corporation

Part # EP3C80
Description  Chapter Revision Dates
PDF  274 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C80 Datasheet(HTML) 134 Page - Altera Corporation

Back Button EP3C80 Datasheet HTML 130Page - Altera Corporation EP3C80 Datasheet HTML 131Page - Altera Corporation EP3C80 Datasheet HTML 132Page - Altera Corporation EP3C80 Datasheet HTML 133Page - Altera Corporation EP3C80 Datasheet HTML 134Page - Altera Corporation EP3C80 Datasheet HTML 135Page - Altera Corporation EP3C80 Datasheet HTML 136Page - Altera Corporation EP3C80 Datasheet HTML 137Page - Altera Corporation EP3C80 Datasheet HTML 138Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 274 page
background image
7–12
Chapter 7: High-Speed Differential Interfaces in the Cyclone III Device Family
High-Speed I/O Standards Support
Cyclone III Device Handbook
December 2011
Altera Corporation
Volume 1
Figure 7–7 shows the RSDS interface with a single resistor network on the top and
bottom I/O banks.
LVPECL I/O Support in the Cyclone III Device Family
The LVPECL I/O standard is a differential interface standard that requires a 2.5-V
VCCIO. This standard is used in applications involving video graphics,
telecommunications, data communications, and clock distribution. The Cyclone III
device family supports the LVPECL input standard at the dedicated clock input pins
only. The LVPECL receiver requires an external 100- termination resistor between
the two signals at the input buffer.
f For more information about the LVPECL I/O standard electrical specification, refer to
the Cyclone III Device Data Sheet and Cyclone III LS Device Data Sheet chapters.
AC coupling is required when the LVPECL common mode voltage of the output
buffer is higher than the Cyclone III device family LVPECL input common mode
voltage.
Figure 7–8 shows the AC-coupled termination scheme. The 50- resistors used at the
receiver are external to the device. DC-coupled LVPECL is supported if the LVPECL
output common mode voltage is in the Cyclone III device family LVPECL input buffer
specification (Figure 7–9).
Figure 7–7. RSDS Interface with Single Resistor Network on the Top and Bottom I/O Banks
Note to Figure 7–7:
(1) R
P = 100 
RSDS Receiver
100
Ω
50
Ω
Cyclone III Device Family
Single Resistor Network
Emulated
RSDS Transmitter
R
P
50
Ω
Figure 7–8. LVPECL AC-Coupled Termination
Cyclone III Device Family
LVPECL Receiver
50
50
VICM
Z0 = 50 
Z0 = 50 
LVPECL
Transmitter
0.1 µF
0.1 µF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com