Electronic Components Datasheet Search
  English  ▼

X  

EP3C80 Datasheet(PDF) 196 Page - Altera Corporation

Part # EP3C80
Description  Chapter Revision Dates
PDF  274 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C80 Datasheet(HTML) 196 Page - Altera Corporation

Back Button EP3C80 Datasheet HTML 192Page - Altera Corporation EP3C80 Datasheet HTML 193Page - Altera Corporation EP3C80 Datasheet HTML 194Page - Altera Corporation EP3C80 Datasheet HTML 195Page - Altera Corporation EP3C80 Datasheet HTML 196Page - Altera Corporation EP3C80 Datasheet HTML 197Page - Altera Corporation EP3C80 Datasheet HTML 198Page - Altera Corporation EP3C80 Datasheet HTML 199Page - Altera Corporation EP3C80 Datasheet HTML 200Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 274 page
background image
9–38
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
Configuration Features
Cyclone III Device Handbook
August 2012
Altera Corporation
Volume 1
Figure 9–16 shows a multi-device PS configuration when both Cyclone III device
family is receiving the same configuration data.
PS Configuration Timing
A PS configuration must meet the setup and hold timing parameters and the
maximum clock frequency. When using a microprocessor or another intelligent host
to control the PS interface, ensure that you meet these timing requirements.
Figure 9–16. Multi-Device PS Configuration When Both Devices Receive the Same Data
Notes to Figure 9–16:
(1) The pull-up resistor must be connected to a supply that provides an acceptable input signal for all devices in the
chain. VCC must be high enough to meet the VIH specification of the I/O on the device and the external host.
(2) The nCEO pins of both devices are left unconnected or used as user I/O pins when configuring the same configuration
data into multiple devices.
(3) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect MSEL[3..0],
refer to Table 9–7 on page 9–11. Connect the MSEL pins directly to VCCA or ground.
(4) All I/O inputs must maintain a maximum AC voltage of 4.1 V. DATA[0] and DCLK must fit the maximum overshoot
equation outlined in “Configuration and JTAG Pin I/O Requirements” on page 9–7.
External Host
(MAX II Device or
Microprocessor)
Memory
ADDR
Cyclone III Device Family
nSTATUS
CONF_DONE
nCE
nCEO
DATA[0]
GND
MSEL[3..0]
DATA[0] (4)
nCONFIG
DCLK (4)
nSTATUS
CONF_DONE
nCE
nCEO
MSEL[3..0]
N.C. (2)
DATA[0] (4)
nCONFIG
DCLK (4)
Cyclone III Device Family
N.C. (2)
GND
(3)
(3)
Buffers (4)
10 k
VCCIO (1) VCCIO (1)
10 k



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com