Electronic Components Datasheet Search
  English  ▼

X  

PCF8536AT Datasheet(PDF) 11 Page - NXP Semiconductors

Part # PCF8536AT
Description  Universal LCD driver for low multiplex rates including a 6 channel PWM generator
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8536AT Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button PCF8536AT Datasheet HTML 7Page - NXP Semiconductors PCF8536AT Datasheet HTML 8Page - NXP Semiconductors PCF8536AT Datasheet HTML 9Page - NXP Semiconductors PCF8536AT Datasheet HTML 10Page - NXP Semiconductors PCF8536AT Datasheet HTML 11Page - NXP Semiconductors PCF8536AT Datasheet HTML 12Page - NXP Semiconductors PCF8536AT Datasheet HTML 13Page - NXP Semiconductors PCF8536AT Datasheet HTML 14Page - NXP Semiconductors PCF8536AT Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 74 page
background image
PCF8536
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 2 — 21 February 2012
11 of 74
NXP Semiconductors
PCF8536
Universal LCD low multiplex driver with 6 channel PWM generator
With the following sequence, the PCF8536 can be set to a state of minimum power
consumption, called power-down mode.
Remarks:
• It is necessary to run the power-down sequence before removing the supplies.
Depending on the application, care must be taken that no other signals are present at
the chip input or output pins when removing the supplies (see Section 10). Otherwise
it may cause unwanted display artifacts. In case of an uncontrolled removal of supply
voltages, the PCF8536 will not be damaged.
• Static voltages across the liquid crystal display can build up when the external LCD
supply voltage (VLCD) is on while the IC supply voltage is off, or vice versa. This may
cause unwanted display artifacts. To avoid such artifacts, VLCD and VDD must be
applied or removed together.
Table 9.
Effect of the power-down bit (PD)
Effect on function
Mode settings
Effect of setting PD
0
1
backplane output
E = 1
normal function
VSS
segment output
E = 1
normal function
VSS
internal oscillator
OSC = 0, COE = 1
on
off
OSCCLK pin
OSC = 0, COE = 1
output of internal
oscillator frequency
VDD
OSCCLK pin
OSC = 1
input clock
clock input, can be
logic 0, logic 1, or left
floating
GPO
static drive
static drive
static drive
GPO
PWM drive
PWM drive
static drive
Fig 6.
Recommended power-down sequence
START
Disable display
by setting bit E
logic 0
External clock
can be
removed now
013aaa447
Enable power-
down mode
with PD = 1
STOP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com