Electronic Components Datasheet Search
  English  ▼

X  

AIC1570CS Datasheet(PDF) 13 Page - Analog Intergrations Corporation

Part # AIC1570CS
Description  5-bit DAC, Synchronous PWM Power Regulator with LDO and Linear Controller
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AIC [Analog Intergrations Corporation]
Direct Link  http://www.analog.com.tw
Logo AIC - Analog Intergrations Corporation

AIC1570CS Datasheet(HTML) 13 Page - Analog Intergrations Corporation

Back Button AIC1570CS Datasheet HTML 9Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 10Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 11Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 12Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 13Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 14Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 15Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 16Page - Analog Intergrations Corporation AIC1570CS Datasheet HTML 17Page - Analog Intergrations Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 18 page
background image
AIC1570
13
Layout Considerations
Any inductance in the switched current path
generates a large voltage spike during the
switching interval. The voltage spikes can
degrade efficiency, radiate noise into the circuit,
and lead to device over-voltage stress. Careful
component selection and tight layout of critical
components, and short, wide metal trace
minimize the voltage spike.
1) A ground plane should be used. Locate the
input capacitors (C
IN) close to the power
switches. Minimize the loop formed by C
IN,
the upper MOSFET (Q1) and the lower
MOSFET (Q2) as possible. Connections
should be as wide as short as possible to
minimize loop inductance.
2) The connection between Q1, Q2 and output
inductor should be as wide as short as
practical. Since this connection has fast
voltage transitions will easily induce EMI.
3) The output capacitor (C
OUT)
should be
located as close the load as possible.
Because
minimize
the
transient
load
magnitude for high slew rate requires low
inductance and resistance in circuit board
4) The AIC1570 is best placed over a quiet
ground plane area. The GND pin should be
connected to the groundside of the output
capacitors. Under no circumstances should
GND be returned to a ground inside the C
IN,
Q1, Q2 loop. The GND and PGND pins
should be shorted right at the IC. This help to
minimize internal ground disturbances in the
IC and prevents differences in ground
potential from disrupting internal circuit
operation.
5) The wiring traces from the control IC to the
MOSFET gate and source should be sized to
carry 1A current. The traces for OUT2 need
only be sized for 0.5A. Locate C
OUT2 close to
the AIC1570 IC.
6) The Vcc pin should be decoupled directly to
GND by a 1uF ceramic capacitor, trace
lengths should be as short as possible.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com