AD9446 datasheet(11/36 Pages) AD

11 / 36 page

AD9446

Rev. 0 | Page 11 of 36

Table 7. Pin Function Descriptions—100-Lead TQFP/EP in LVDS Mode

Pin No.

Mnemonic

Description

DCS MODE

Clock Duty Cycle Stabilizer (DCS) Control Pin. CMOS compatible. DCS = low (AGND) to enable

DCS (recommended); DCS = high (AVDD1) to disable DCS.

DNC

Do Not Connect. These pins should float.

OUTPUT

MODE

CMOS-Compatible Output Logic Mode Control Pin. OUTPUT MODE = 0 for CMOS mode;

OUTPUT MODE = 1 (AVDD1) for LVDS outputs.

DFS

Data Format Select Pin. CMOS control pin that determines the format of the output data. DFS =

high (AVDD1) for twos complement; DFS = low (ground) for offset binary format.

LVDS_BIAS

Set Pin for LVDS Output Current. Place 3.7 kΩ resistor terminated to DRGND.

6, 18 to 20, 32 to 34, 36, 38,

43 to 45, 92 to 97

AVDD1

3.3 V (±5%) Analog Supply.

SENSE

Reference Mode Selection. Connect to AGND for internal 1.6 V reference (3.2 V p-p analog

input range); connect to AVDD1 for external reference.

VREF

1.6 V Reference I/O. Function dependent on SENSE and external programming resistors.

Decouple to ground with 0.1 μF and 10 μF capacitors.

9, 21, 24, 39, 42, 46, 91, 98,

99, 100, Exposed Heat Sink

AGND

Analog Ground. The exposed heat sink on the bottom of the package must be connected to

AGND.

REFT

Differential Reference Output. Decoupled to ground with 0.1 μF capacitor and to REFB (Pin 11)

with 0.1 μF and 10 μF capacitors.

REFB

Differential Reference Output. Decoupled to ground with a 0.1 μF capacitor and to REFT

(Pin 10) with 0.1 μF and 10 μF capacitors.

12 to 17, 25 to 31, 35, 37

AVDD2

5.0 V Analog Supply (±5%).

VIN+

Analog Input—True.

VIN−

Analog Input—Complement.

CLK+

Clock Input—True.

CLK−

Clock Input—Complement.

47, 63, 75, 87,

DRGND

Digital Output Ground.

48, 64, 76, 88

DRVDD

3.3 V Digital Output Supply (3.0 V to 3.6 V).

D0− (LSB)

D0 Complement Output Bit (LVDS Levels).

D0+

D0 True Output Bit.

D1−

D1 Complement Output Bit.

D1+

D1 True Output Bit.

D2−

D2 Complement Output Bit.

D2+

D2 True Output Bit.

D3−

D3 Complement Output Bit.

D3+

D3 True Output Bit.

D4−

D4 Complement Output Bit.

D4+

D4 True Output Bit.

D5−

D5 Complement Output Bit.

D5+

D5 True Output Bit.

D6−

D6 Complement Output Bit.

D6+

D6 True Output Bit.

D7−

D7 Complement Output Bit.

D7+

D7 True Output Bit.

DCO−

Data Clock Output—Complement.

DCO+

Data Clock Output—True.

D8−

D8 Complement Output Bit.

D8+

D8 True Output Bit.

D9−

D9 Complement Output Bit.

D9+

D9 True Output Bit.

D10−

D10 Complement Output Bit.

D10+

D10 True Output Bit.

D11−

D11 Complement Output Bit.

D11+

D11 True Output Bit.

AD9446 Datasheet(PDF) 11 Page - Analog Devices

AD9446 Datasheet(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL