Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TAS5706APAP Datasheet(PDF) 14 Page - Texas Instruments

Click here to check the latest version.
Part # TAS5706APAP
Description  20-W Stereo Digital Audio Power Amplifier with EQ and DRC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TAS5706APAP Datasheet(HTML) 14 Page - Texas Instruments

Back Button TAS5706APAP Datasheet HTML 10Page - Texas Instruments TAS5706APAP Datasheet HTML 11Page - Texas Instruments TAS5706APAP Datasheet HTML 12Page - Texas Instruments TAS5706APAP Datasheet HTML 13Page - Texas Instruments TAS5706APAP Datasheet HTML 14Page - Texas Instruments TAS5706APAP Datasheet HTML 15Page - Texas Instruments TAS5706APAP Datasheet HTML 16Page - Texas Instruments TAS5706APAP Datasheet HTML 17Page - Texas Instruments TAS5706APAP Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 71 page
background image
RESET TIMING (RESET)
t
w(RESET)
Earliesttime
thathardmute
couldbeexited
RESET
VALID
t
d(VALID_LOW)
t
d(I2C_ready)
Startsystem
t
d(run)
Systeminitialization.
EnableviaI C.
2
T0029-05
POWER-DOWN (PDN) TIMING
PDN
VALID
t
d(STARTUP)
t
d(VALID_LOW)
T0030-04
t
w
TAS5706A
TAS5706B
SLOS606D – MARCH 2009 – REVISED SEPTEMBER 2009............................................................................................................................................. www.ti.com
Control signal parameters over recommended operating conditions (unless otherwise noted)
PARAMETER
MIN
TYP
MAX
UNIT
td(VALID_LOW)
Time to assert VALID (reset to power stage) low
300
ns
tw(RESET)
Pulse duration, RESET active
1
ms
td(I2C_ready)
Time to enable I2C
3.5
ms
td(run)
Device start-up time (after start-up command via I2C)
10
ms
NOTE: On power up, it is recommended that the TAS5706A/B RESET be held LOW for at least 100
µs after DVDD has
reached 3.0 V. RESET assertion is ignored if applied while part is powered down
Figure 4. Reset Timing
Control signal parameters over recommended operating conditions (unless otherwise noted)
PARAMETER
MIN
TYP
MAX
UNIT
td(VALID_LOW)
Time to assert VALID (reset to power stage) low
725
µs
td(STARTUP)
Device startup time
120
ms
tw
Minimum pulse duration required
800
ns
NOTE: PDNZ assertion is ignored if applied when part is in RESET
Figure 5. Power-Down Timing
14
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TAS5706A TAS5706B
TAS5706A is Not Recommended for New Designs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com