APA600 datasheet(75/178 Pages) ACTEL

75 / 178 page

ProASICPLUS Flash Family FPGAs

v5.9

2-65

Asynchronous FIFO Full and Empty Transitions

The asynchronous FIFO accepts writes and reads while

not full or not empty. When the FIFO is full, all writes are

inhibited. Conversely, when the FIFO is empty, all reads

are inhibited. A problem is created if the FIFO is written

to during the transition from full to not full, or read

during the transition from empty to not empty. The

exact time at which the write or read operation changes

from inhibited to accepted after the read (write) signal

which causes the transition from full or empty to not full

or not empty is indeterminate. For slow cycles, this

indeterminate period starts 1 ns after the RB (WB)

transition, which deactivates full or not empty and ends

3 ns after the RB (WB) transition. For fast cycles, the

indeterminate period ends 3 ns (7.5 ns – RDL (WRL)) after

the RB (WB) transition, whichever is later (Table 2-1 on

page 2-4).

The timing diagram for write is shown in Figure 2-35 on

page 2-62. The timing diagram for read is shown in

Figure 2-36 on page 2-63. For basic SRAM configurations,

see Table 2-14 on page 2-22. When reset is asserted, the

empty flag will be asserted, the counters will reset, the

outputs go to zero, but the internal RAM is not erased.

Enclosed Timing Diagrams – FIFO Mode:

The following timing diagrams apply only to single cell;

they are not applicable to cascaded cells. For more

information, refer to the ProASICPLUS RAM/FIFO Blocks

application note.

•

"Asynchronous FIFO Read" section on page 2-67

•

"Asynchronous FIFO Write" section on page 2-68

•

"Synchronous FIFO Read, Access Timed Output

Strobe (Synchronous Transparent)" section on

page 2-69

•

"Synchronous FIFO Read, Pipeline Mode Outputs

(Synchronous Pipelined)" section on page 2-70

•

"Synchronous FIFO Write" section on page 2-71

•

"FIFO Reset" section on page 2-72

Table 2-62 • Memory Block FIFO Interface Signals

FIFO Signal

Bits

In/Out

Description

WCLKS

Write clock used for synchronization on write side

RCLKS

Read clock used for synchronization on read side

LEVEL [0:7]*

Direct configuration implements static flag logic

RBLKB

Read block select (active Low)

RDB

Read pulse (active Low)

RESET

Reset for FIFO pointers (active Low)

WBLKB

Write block select (active Low)

DI[0:8]

Input data bits [0:8], [8] will be generated if PARGEN is true

WRB

Write pulse (active Low)

FULL, EMPTY

Out

FIFO flags. FULL prevents write and EMPTY prevents read

EQTH, GEQTH*

Out

EQTH is true when the FIFO holds the number of words specified by the LEVEL signal.

GEQTH is true when the FIFO holds (LEVEL) words or more

DO[0:8]

Out

Output data bits [0:8]

RPE

Out

Read parity error (active High)

WPE

Out

Write parity error (active High)

LGDEP [0:2]

Configures DEPTH of the FIFO to 2 (LGDEP+1)

PARODD

Selects Odd parity generation/detect when high, Even when low

Note: *LEVEL is always eight bits (0000.0000, 0000.0001). That means for values of DEPTH greater than 256, not all values will be

possible, e.g. for DEPTH = 512, the LEVEL can only have the values 2, 4, . . ., 512. The LEVEL signal circuit will generate signals that

indicate whether the FIFO is exactly filled to the value of LEVEL (EQTH) or filled equal or higher (GEQTH) than the specified LEVEL.

Since counting starts at 0, EQTH will become true when the FIFO holds (LEVEL+1) words for 512-bit FIFOs.

APA600 Datasheet(PDF) 75 Page - Actel Corporation

APA600 Datasheet(HTML) 75 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL