Electronic Components Datasheet Search
  English  ▼

X  

APA600 Datasheet(PDF) 28 Page - Actel Corporation

Part # APA600
Description  ProASICPLUS짰 Flash Family FPGAs
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

APA600 Datasheet(HTML) 28 Page - Actel Corporation

Back Button APA600 Datasheet HTML 24Page - Actel Corporation APA600 Datasheet HTML 25Page - Actel Corporation APA600 Datasheet HTML 26Page - Actel Corporation APA600 Datasheet HTML 27Page - Actel Corporation APA600 Datasheet HTML 28Page - Actel Corporation APA600 Datasheet HTML 29Page - Actel Corporation APA600 Datasheet HTML 30Page - Actel Corporation APA600 Datasheet HTML 31Page - Actel Corporation APA600 Datasheet HTML 32Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 178 page
background image
ProASICPLUS Flash Family FPGAs
2- 18
v5.9
PLL Electrical Specifications
Parameter
Value TJ –40°C
Value TJ > –40°C
Notes
Frequency Ranges
Reference Frequency fIN (min.)
2.0 MHz
1.5 MHz
Clock conditioning circuitry (min.) lowest input
frequency
Reference Frequency fIN (max.)
180 MHz
180 MHz
Clock conditioning circuitry (max.) highest input
frequency
OSC Frequency fVCO (min.)
60
24 MHz
Lowest output frequency voltage controlled
oscillator
OSC Frequency fVCO (max.)
180
180 MHz
Highest output frequency voltage controlled
oscillator
Clock Conditioning Circuitry fOUT (min.)
fIN ≤ 40 = 18 MHz
fIN > 40 = 16 MHz
6 MHz
Lowest output frequency clock conditioning
circuitry
Clock Conditioning Circuitry fOUT (max.) 180
180 MHz
Highest output frequency clock conditioning
circuitry
Acquisition Time from Cold Start
Acquisition Time (max.)
80
μs
30
μsf
VCO ≤ 40 MHz
Acquisition Time (max.)
80
μs
80
μsf
VCO > 40 MHz
Long Term Jitter Peak-to-Peak Max.*
Temperature
Frequency MHz
fVCO<
10
10<fV
CO<60
fVCO
>60
25°C (or higher)
±1%
±2%
±1% Jitter(ps) = Jitter(%)*period
For example:
Jitter in picoseconds at 100 MHz
= 0.01 * (1/100E6) = 100 ps
0°C
±1.5% ±2.5% ±1%
–40°C
±2.5% ±3.5% ±1%
–55°C
±2.5% ±3.5% ±1%
Power Consumption
Analog Supply Power (max.*)
6.9 mW per PLL
Digital Supply Current (max.)
7
μW/MHz
Duty Cycle
50% ±0.5%
Input Jitter Tolerance
5% input period (max.
5 ns)
Maximum jitter allowable on an input
clock to acquire and maintain lock.
Note: *High clock frequencies (>60 MHz) under typical setup conditions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com