APA300 datasheet(13/174 Pages) MICROSEMI

13 / 174 page

ProASICPLUS Flash Family FPGAs

v5.2

1-9

Input/Output Blocks

To meet complex system demands, the ProASICPLUS

family offers devices with a large number of user I/O

pins, up to 712 on the APA1000. Table 1-3 shows the

available supply voltage configurations (the PLL block

uses an independent 2.5 V supply on the AVDD and

AGND pins). All I/Os include ESD protection circuits. Each

I/O has been tested to 2000 V to the human body model

(per JESD22 (HBM)).

Six or seven standard I/O pads are grouped with a GND

pad and either a VDD (core power) or VDDP (I/O power)

pad. Two reference bias signals circle the chip. One

protects the cascaded output drivers, while the other

creates a virtual VDD supply for the I/O ring.

I/O pads are fully configurable to provide the maximum

flexibility and speed. Each pad can be configured as an

input, an output, a tristate driver, or a bidirectional

buffer (Figure 1-9 and Table 1-4).

Table 1-3 •

ProASICPLUS I/O Power Supply Voltages

VDDP

2.5 V

3.3 V

Input Compatibility

2.5V

3.3V

Output Drive

2.5V

3.3V

Figure 1-9 • I/O Block Schematic Representation

3.3V/2.5V

Signal Control

Pull-up

Control

Pad

3.3 V/2.5 V Signal Control Drive

Strength and Slew-Rate Control

Table 1-4 •

I/O Features

Function

Description

I/O pads configured as inputs

•

Selectable 2.5 V or 3.3 V threshold levels

•

Optional pull-up resistor

•

Optionally configurable as Schmitt trigger input. The Schmitt trigger input option can be

configured as an input only, not a bidirectional buffer. This input type may be slower than

a standard input under certain conditions and has a typical hysteresis of 0.35 V. I/O macros

with an “S” in the standard I/O library have added Schmitt capabilities.

•

3.3 V PCI Compliant (except Schmitt trigger inputs)

I/O pads configured as outputs

•

Selectable 2.5 V or 3.3 V compliant output signals

•

2.5 V – JEDEC JESD 8-5

•

3.3 V – JEDEC JESD 8-A (LVTTL and LVCMOS)

•

3.3 V PCI compliant

•

Ability to drive LVTTL and LVCMOS levels

•

Selectable drive strengths

•

Selectable slew rates

•

Tristate

I/O pads configured as bidirectional

buffers

•

Selectable 2.5 V or 3.3 V compliant output signals

•

2.5 V – JEDEC JESD 8-5

•

3.3 V – JEDEC JESD 8-A (LVTTL and LVCMOS)

•

3.3 V PCI compliant

•

Optional pull-up resistor

•

Selectable drive strengths

•

Selectable slew rates

•

Tristate

APA300 Datasheet(PDF) 13 Page - Microsemi Corporation

APA300 Datasheet(HTML) 13 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL