APA300 datasheet(17/174 Pages) MICROSEMI

17 / 174 page

ProASICPLUS Flash Family FPGAs

v5.2

1-13

Timing Control and

Characteristics

ProASICPLUS Clock Management System

ProASICPLUS devices provide designers with very flexible

clock conditioning capabilities. Each member of the

ProASICPLUS family contains two phase-locked loop (PLL)

blocks which perform the following functions:

•

Clock Phase Adjustment via Programmable Delay

(250 ps steps from –7 ns to +8 ns)

•

Clock Skew Minimization

•

Clock Frequency Synthesis

Each PLL has the following key features:

•

Input Frequency Range (fIN) = 1.5 to 180 MHz

•

Feedback Frequency Range (fVCO) = 1.5 to

180 MHz

•

Output Frequency Range (fOUT) = 6 to 180 MHz

•

Output Phase Shift = 0 °, 90 °, 180 °, and 270 °

•

Output Duty Cycle = 50%

•

Low Output Jitter (max at 25°C)

–fVCO <10 MHz. Jitter ±1% or better

–

10 MHz < fVCO < 60 MHz. Jitter ±2% or better

–fVCO > 60 MHz. Jitter ±1% or better

Note: Jitter(ps) = Jitter(%)* period

For Example:

•

Low Power Consumption – 6.9 mW (max – analog

supply) + 7.0

µW/MHz (max – digital supply)

Physical Implementation

Each side of the chip contains a clock conditioning circuit

based on a 180 MHz PLL block (Figure 1-14 on page 1-

14). Two global multiplexed lines extend along each side

of the chip to provide bidirectional access to the PLL on

that side (neither MUX can be connected to the opposite

side's PLL). Each global line has optional LVPECL input

pads (described below). The global lines may be driven

by either the LVPECL global input pad or the outputs

from the PLL block, or both. Each global line can be

driven by a different output from the PLL. Unused global

pins

can

configured

regular

I/Os

left

unconnected. They default to an input with pull-up. The

two signals available to drive the global networks are as

follows (Figure 1-15 on page 1-15, Table 1-7 on page 1-

15, and Table 1-8 on page 1-16):

Global A (secondary clock)

•

Output from Global MUX A

•

Conditioned version of PLL output (fOUT) – delayed

or advanced

•

Divided version of either of the above

•

Further delayed version of either of the above

(0.25 ns, 0.50 ns, or 4.00 ns delay)1

Global B

•

Output from Global MUX B

•

Delayed or advanced version of fOUT

•

Divided version of either of the above

•

Further delayed version of either of the above

(0.25 ns, 0.50 ns, or 4.00 ns delay)2

Functional Description

Each PLL block contains four programmable dividers as

shown in Figure 1-14 on page 1-14. These allow

frequency scaling of the input clock signal as follows:

•

The n divider divides the input clock by integer

factors from 1 to 32.

•

The m divider in the feedback path allows

multiplication of the input clock by integer factors

ranging from 1 to 64.

•

The two dividers together can implement any

combination

multiplication

and

division

resulting in a clock frequency between 24 and 180

MHz exiting the PLL core. This clock has a fixed

50% duty cycle.

•

The output frequency of the PLL core is given by

the formula EQ 1-1 (fREF is the reference clock

frequency):

fOUT = fREF * m/n

EQ 1-1

•

The third and fourth dividers (u and v) permit the

signals applied to the global network to each be

further divided by integer factors ranging from 1

to 4.

The implementations shown in EQ2 and EQ3 enable the

user to define a wide range of frequency multiplier and

divisors.

fGLB = m/(n*u)

EQ 1-2

fGLA = m/(n*v)

EQ 1-3

Jitter in picoseconds at 100 MHz = 0.01 * (1/100E6) = 100 ps

•

Maximum Acquisition

Time

= 80 µs for fVCO > 40 MHz

= 30 µs for fVCO < 40 MHz

1. This mode is available through the delay feature of the Global MUX driver.

APA300 Datasheet(PDF) 17 Page - Microsemi Corporation

APA300 Datasheet(HTML) 17 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL