AM186 datasheet(10/112 Pages) AMD

10 / 112 page

Am186TMER and Am188TMER Microcontrollers Data Sheet

DRAF

REVISION HISTORY

Date

Rev Description

Feb. 2000

Replaced block diagrams on page 2 and page 3 with updated diagrams showing that the internal data

bus interfaces via the BIU and not RAM.

Feb. 2000

Added new industrial parts for “Ordering Information” on page 4.

Feb. 2000

Updated product listings and customer service matter on page 12 and page 13.

Feb. 2000

Replaced Figure 8 on page 45 (microcontroller oscillator configurations) with updated figure.

Feb. 2000

Updated several references to watchdog timer on page 54 to reflect that the WDT is inactive after

reset, not active).

Feb. 2000

Provided a value for the TBD in the table entitled, “DC Characteristics Over Commercial and Industrial

Operating Ranges” on page 60.

Feb. 2000

Updated table title and "Min" values for No. 66 in the switching characteristics table, “Read Cycle (40

MHz and 50 MHz)” on page 71.

Feb. 2000

Updated table title and "Max" values for No. 87 in the switching characteristics table, “Write Cycle (40

MHz and 50 MHz)” on page 74.

Feb. 2000

Updated table title and "Min" value for No. 9 (50 MHz) in the switching characteristics table, “Internal

RAM Show Read Cycle (40 MHz and 50 MHz)” on page 76.

Feb. 2000

Updated table title and "Min" values for No. 66 in the switching characteristics table, “PSRAM Read

Cycle (40 MHz and 50 MHz)” on page 79.

Feb. 2000

Updated table title and "Max" value for No. 68 (40 MHz) in the switching characteristics table,

“PSRAM Write Cycle (40 MHz and 50 MHz)” on page 82.

Feb. 2000

Updated table title in the switching characteristics table, “PSRAM Refresh Cycle (40 MHz and 50

MHz)” on page 85.

Feb. 2000

Updated table title in the switching characteristics table, “Software Halt Cycle (40 MHz and 50 MHz)”

on page 90.

Feb. 2000

Updated "Min" and "Max" values in the switching characteristics table, “Clock (33 MHz)” on page 93.

Feb. 2000

Updated table title in the switching characteristics table, “Clock (40 MHz and 50 MHz)” on page 94.

Feb. 2000

Updated table title in the switching characteristics table, “Ready and Peripheral Timing (40 MHz and

50 MHz)” on page 96.

Feb. 2000

Updated table title in the switching characteristics table, “Reset and Bus Hold (40 MHz and 50 MHz)”

on page 99.

Feb. 2000

Updated table title in the switching characteristics table, “Synchronous Serial Interface (SSI) (40 MHz

and 50 MHz)” on page 102.

Feb. 2000

In the table "Switching Characteristics over Commercial and Industrial Operating Ranges Read Cycle

(40 MHz and 50 MHz)", row 9, column "50 MHz" - "Min", the "0" is deleted.

Feb. 2000

In the table "Switching Characteristics over Commercial and Industrial Operating Ranges Read Cycle

(40 MHz and 50 MHz)", row 66, column "40 MHz" - "Min", the value is changed.

Feb. 2000

In the table "Switching Characteristics over Commercial and Industrial Operating Ranges Read Cycle

(40 MHz and 50 MHz)", row 66, column "50 MHz" - "Min", the value is changed.

Feb. 2000

In the table "Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM

Write Cycle (40 MHz and 50 MHz)", row 68, column "40 MHz" - "Max", the value is changed.

May 2000

Under “Key Features and Benefits” on page 14, in the third bullet "Enhanced functionality," the

feature, "a PSRAM controller" was added.

May 2000

Under “HOLD” on page 32, the sentence, "A HOLD request is second only to DRAM or PSRAM

refresh requests in priority of activity requests received by the processor." is changed.

AM186 Datasheet(PDF) 10 Page - Advanced Micro Devices

AM186 Datasheet(HTML) 10 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL