| Electronic Components Datasheet Search |
|
AS3677 Datasheet(PDF) 54 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3677 Datasheet(HTML) 54 Page - ams AG |
|
54 / 68 page ![]() www.austriamicrosystems.com/AS3677 1v3-1 53 - 67 AS3677 Datasheet - D e ta i l e d D e s c r i p t i o n Figure 28. ADC Circuit 8.8 Power-On Reset The internal reset is controlled by two sources: VBAT Supply Serial interface state (CLK, DATA) The internal reset is forced if VBAT is low or if both interface pins (CLK, DATA) are low for more than tPOR_DEB (typ. 100ms) 5. Then device enters shutdown mode. For details see section Operating Modes on page 58. The reset levels control the state of all registers. As long as VBAT and CLK/DATA are below their reset thresholds, the register contents are set to default. Access by serial interface is possible once the reset thresholds are exceeded. 5. Only if shutdwn_enab=1 ! ! "" " #$ % & ' ()*+, )*+, )*+,- . / / / 0 ' ' *,/& )% )% )%- AS3677 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |