THS4524-EP

SBOS609A – JUNE 2012 – REVISED AUGUST 2013

www.ti.com

input, differential output, input and output referenced to midsupply, unless otherwise noted.

TEST

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNIT

Input Offset Current

±0.03

±1.7

uA

A

±0.1

nA/°C

C

INPUT

Common-Mode Input Voltage Low

–0.1

0

V

A

Common-Mode Input Voltage High

3.5

3.6

V

A

Common-Mode Rejection Ratio (CMRR)

80

102

dB

A

Input Impedance

100

∥0.7

k

Ω∥pF

C

OUTPUT

Output Voltage Low

0.115

0.2

V

A

Output Voltage High

4.65

4.7

V

A

Output Current Drive (for linear operation)

±55

mA

C

POWER SUPPLY

Specified Operating Voltage

2.5

5.5

V

A

Quiescent Operating Current, per channel

0.9

1.15

1.4

mA

A

Power-Supply Rejection Ratio (±PSRR)

62

100

dB

A

POWER DOWN

Enable Voltage Threshold

Ensured on above 2.1 V

1.6

2.1

V

A

Disable Voltage Threshold

Ensured off below 0.7 V

0.7

1.6

V

A

Disable Pin Bias Current

1

μA

C

Power Down Quiescent Current

20

μA

C

Turn-On Time Delay

70

ns

C

Turn-Off Time Delay

60

ns

C

Small-Signal Bandwidth

23

MHz

C

Slew Rate

55

V/

μs

C

Gain

0.98

0.99

1.021

V/V

A

±5

±12.5

mV

A

Input Bias Current

±20

±25

μA

A

0.8 to 4.2

V

C

Input Impedance

46

∥1.5

k

Ω∥pF

C

Default Output Common-Mode Voltage Offset

±1

±8

mV

A

(4)

Input Offset Voltage Drift, Input Bias Current Drift, and Input Offset Current Drift are average values calculated by taking data at –55°C

and +125°C, computing the difference, and dividing by 180.

8

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated

Product Folder Links :THS4524-EP