LM3370

www.ti.com

SNVS406M – NOVEMBER 2005 – REVISED AUGUST 2011

Pin #

Name

Description

D2

PGND2_S

Buck 2 Power Ground Sense

D3

EN2

Buck 2 Enable

D4

EN1

Buck 1 Enable

E1

SW2

Buck 2 Switch Pin

E2

Power supply voltage input to PFET and NFET switches for Buck 2

E3

SGND

Signal GND

E4

FB2

Analog feedback for Buck 2

I

Features

Parameter

Comments

Output Voltage

compatible

Modes

Buck 1 & Buck 2

compatible by either forcing device

in Auto mode or forced PWM mode

Spread Spectrum

Buck 1 & Buck 2

compatible for noise reduction

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

(1) (2)

−0.2V to 6V

PGND to SGND

−0.2V to +0.2V

SDA, SCL, EN, EN2, nPOR1, nPOR2, SW1, SW2, FB1 & FB2

Maximum Continuous Power

(3)

Internally Limited

125°C

Storage Temperature Range

−65°C to +150°C

Maximum Lead Temperature

(Soldering)

(4)

All Pins

2 kV HBM

200V MM

(1)

All voltages are with respect to the potential at the GND pin.

(2)

Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which

operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits

and associated test conditions, see the Electrical Characteristics tables.

(3)

(4)

For detailed soldering specifications and information, please refer to National Semiconductor Application Note 1187: Leadless

Leadframe Package (LLP) (AN-1187).

(5)

The Human body model is a 100 pF capacitor discharged through a 1.5 k

Ω resistor into each pin. (MIL-STD-883 3015.7) The machine

model is a 200 pF capacitor discharged directly into each pin. (EAIJ)

Copyright © 2005–2011, Texas Instruments Incorporated

Submit Documentation Feedback

5

Product Folder Links: LM3370