Electronic Components Datasheet Search
  English  ▼

X  

IDT72021 Datasheet(PDF) 2 Page - Integrated Device Technology

Part # IDT72021
Description  CMOS ASYNCHRONOUS FIFO WITH RETRANSMIT 1K x 9, 2K x 9, 4K x 9
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72021 Datasheet(HTML) 2 Page - Integrated Device Technology

  IDT72021 Datasheet HTML 1Page - Integrated Device Technology IDT72021 Datasheet HTML 2Page - Integrated Device Technology IDT72021 Datasheet HTML 3Page - Integrated Device Technology IDT72021 Datasheet HTML 4Page - Integrated Device Technology IDT72021 Datasheet HTML 5Page - Integrated Device Technology IDT72021 Datasheet HTML 6Page - Integrated Device Technology IDT72021 Datasheet HTML 7Page - Integrated Device Technology IDT72021 Datasheet HTML 8Page - Integrated Device Technology IDT72021 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
5.09
2
MILITARY AND COMMERCIAL TEMPERATURE RANGES
IDT72021, IDT72031, IDT72041
CMOS ASYNCHRONOUS FIFO WITH RETRANSMIT 1K x 9, 2K x 9, 4K x 9
PIN CONFIGURATIONS
PIN DESCRIPTIONS
Symbol
Name
I/O
Description
D0–D8
Inputs
I
Data inputs for 9-bit wide data.
RS
Reset
I
When
RS is set LOW, internal READ and WRITE pointers are set to the first location of the RAM
array.
HF and FF go HIGH, and AEF and EF go LOW. A reset is required before an initial WRITE
after power-up.
R and W must be HIGH during RS cycle.
W
Write
I
When WRITE is LOW, data can be written into the RAM array sequentially, independent of
READ. In order for WRITE to be active,
FF must be HIGH. When the FIFO is full (FF-LOW),
the internal WRITE operation is blocked.
R
Read
I
When READ is LOW, data can be read from the RAM array sequentially, independent of
WRITE. In order for READ to be active,
EF must be HIGH. When the FIFO is empty (EF-LOW),
the internal READ operation is blocked. The three-state output buffer is controlled by the read
signal and the external output control
(OE).
FL/RT
First Load/
I
This is a dual-purpose input. In the single device configuration (
XI grounded), activating
retransmit (
FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect
on the WRITE pointer.
R and W must be HIGH before setting FL/RT LOW. Retransmit is not
compatible with depth expansion. In the depth expansion configuration,
FL/RT-LOW indicates
the first activated device.
XI
Expansion In
I
In the single device configuration,
XI is grounded. In depth expansion or daisy chain expansion,
XI is connected to XO (expansion out) of the previous device.
OE
Output Enable
I
When
OE is set HIGH, the data flow through the three-state output buffer is inhibited regardless
of an active READ operation. A read operation does increment the read pointer in this situation.
When
OE is set LOW, Q0-Q8 are still in a HIGH impedance condition if no READ occurs. For
a complete READ operation with data appearing on Q0-Q8, both
R and OE should be asserted
LOW.
FF
Full Flag
O
When
FF goes LOW, the device is full and further WRITE operations are inhibited. When FF
is HIGH, the device is not full.
EF
Empty Flag
O
When
EF goes LOW, the device is empty and further READ operations are inhibited. When EF
is HIGH, the device is not empty.
AEF
Almost-Empty/
O
When
AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH,
the device is greater than 1/8 full, but less than 7/8 full.
XO/HF
Expansion Out/
O
This is a dual purpose output. In the single device configuration (
XI grounded), the device is
more than half full when
HF is LOW. In the depth expansion configuration (XO connected to
XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is
filled.
Q0–Q8
Outputs
O
Data outputs for 9-bit wide data.
Retransmit
Almost-Full Flag
Half-Full Flag
2677 tbl 01
PLCC TOP VIEW
DIP TOP VIEW
D2
5
D1
6
D0
7
XI
8
AEF
9
FF
10
Q0
11
Q1
12
Q2
13
D6
D7
FL/RT
RS
OE
EF
XO/HF
Q7
Q6
29
28
27
26
25
24
23
22
21
4
3
2
1
32 31 30
14 15 16 17 18 19 20
INDEX
J32-1
2677 drw 03
VCC
D4
D5
D6
D7
FL/RT
RS
OE
XO/HF
EF
Q7
Q6
Q5
Q4
R
GND
VCC
W
D8
D3
D2
D1
D0
XI
AEF
FF
Q0
Q1
Q2
Q3
Q8
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
D32-1
2677 drw 02



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com