80960CF-33 datasheet(15/77 Pages) INTEL

15 / 77 page

PRELIMINARY

80960CF-40, -33, -25, -16

Table 3. 80960CF Pin Description — Processor Control Signals (Sheet 1 of 2)

Name

Type

Description

RESET

A(L)

H(Z)

R(Z)

RESET causes the chip to reset. When RESET is asserted, all external signals return

to the reset state. When RESET is deasserted, initialization begins. When the 2-x

clock mode is selected, RESET must remain asserted for 32 CLKIN cycles before

being deasserted to guarantee correct processor initialization. When the 1-x clock

mode is selected, RESET must remain asserted for 10,000 CLKIN cycles before

being deasserted to guarantee correct processor initialization. The CLKMODE pin

selects 1-x or 2-x input clock division of the CLKIN pin.

The Hold Acknowledge bus state functions while the chip is reset. If the bus is in the

Hold Acknowledge state when RESET is asserted, the processor internally resets,

but maintains the Hold Acknowledge state on external pins until the Hold request is

removed. If a Hold request is made while the processor is in the reset state, the

processor bus grants HOLDA and enters the Hold Acknowledge state.

FAIL

H(Q)

R(0)

FAIL indicates failure of the self-test performed at initialization. When RESET is

deasserted and initialization begins, the FAIL pin is asserted. An internal self-test is

performed as part of the initialization process. If this self-test passes, the FAIL pin is

deasserted; otherwise it remains asserted. The FAIL pin is reasserted while the

processor performs an external bus self-confidence test. If this self-test passes, the

processor deasserts the FAIL pin and branches to the user’s initialization routine;

otherwise the FAIL pin remains asserted. Internal self-test and the use of the FAIL pin

can be disabled with the STEST pin.

STEST

S(L)

H(Z)

R(Z)

SELF TEST enables or disables the internal self-test feature at initialization. STEST

is read on the rising edge of RESET. When asserted, internal self-test and external

bus confidence tests are performed during processor initialization. When deasserted,

only the bus confidence tests are performed during initialization.

ONCE

A(L)

H(Z)

R(Z)

ON CIRCUIT EMULATION, when asserted, causes all outputs to be floated. ONCE is

continuously sampled while RESET is low and is latched on the rising edge of

RESET. To place the processor in the ONCE state:

(1)

assert RESET and ONCE (order does not matter)

(2)

wait for at least 16 CLKIN periods in 2-x mode—or 10,000 CLKIN

periods in 1-x mode—after VCC and CLKIN are within operating

specifications

(3)

deassert RESET

(4)

wait at least 32 CLKIN periods

(The processor will now be latched in the ONCE state while RESET is high.)

To exit the ONCE state, bring VCC and CLKIN to operating conditions, then assert

RESET and bring ONCE high prior to deasserting RESET.

CLKIN must operate within the specified operating conditions until Step 4 completes.

CLKIN may then be changed to DC to achieve the lowest possible ONCE mode

leakage current.

ONCE can be used by emulator products or board testers to effectively make an

installed processor transparent in the board.

80960CF-33 Datasheet(PDF) 15 Page - Intel Corporation

80960CF-33 Datasheet(HTML) 15 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL