Electronic Components Datasheet Search
  English  ▼

X  

82371SB Datasheet(PDF) 71 Page - Intel Corporation

Part # 82371SB
Description  82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82371SB Datasheet(HTML) 71 Page - Intel Corporation

Back Button 82371SB Datasheet HTML 67Page - Intel Corporation 82371SB Datasheet HTML 68Page - Intel Corporation 82371SB Datasheet HTML 69Page - Intel Corporation 82371SB Datasheet HTML 70Page - Intel Corporation 82371SB Datasheet HTML 71Page - Intel Corporation 82371SB Datasheet HTML 72Page - Intel Corporation 82371SB Datasheet HTML 73Page - Intel Corporation 82371SB Datasheet HTML 74Page - Intel Corporation 82371SB Datasheet HTML 75Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 122 page
background image
E
82371FB (PIIX) AND 82371SB (PIIX3)
71
2.5.3.3.
ICW3—Initialization Command Word 3 Register
I/O Address:
INT CNTRL-1—021h
Default Value:
All bits undefined
Attribute:
Write Only
The meaning of ICW3 differs between CNTRL-1 and CNTRL-2. On CNTRL-1, the master controller, ICW3
indicates which CNTRL-1 IRQ line physically connects the INTR output of CNTRL-2 to CNTRL-1.
Bit
Description
7:3
Reserved. Must be programmed to all 0s.
2
Cascaded Mode Enable. This bit must be programmed to 1 selecting cascade mode.
1:0
Reserved. Must be programmed to all 0s.
2.5.3.4.
ICW3—Initialization Command Word 3 Register
I/O Address:
INT CNTRL-2—0A1h
Default Value:
All bits undefined
Attribute:
Write Only
On CNTRL-2 (the slave controller), ICW3 is the slave identification code broadcast by CNTRL-1.
Bit
Description
7:3
Reserved. Must be programmed to all 0s.
2:0
Slave Identification Code. Must be programmed to 010b.
2.5.3.5.
ICW4—Initialization Command Word 4 Register
I/O Address:
INT CNTRL-1—021h; INT CNTRL-2—0A1h
Default Value:
01h
Attribute:
Write Only
Both PIIX/PIIX3 interrupt controllers must have ICW4 programmed as part of their initialization sequence.
Bit
Description
7:5
Reserved. Must be programmed to all 0s.
4
Special Fully Nested Mode (SFNM). Bit 4, SFNM, should normally be disabled by writing a 0
to this bit. If SFNM=1, the special fully nested mode is programmed.
3
Buffered mode (BUF). Must be programmed to 0 selecting non-buffered mode.
2
Master/Slave in Buffered Mode. Should always be programmed to 0. Bit not used.
1
AEOI (Automatic End of Interrupt). This bit should normally be programmed to 0. This is the
normal end of interrupt. If this bit is 1, the automatic end of interrupt mode is programmed.
0
Microprocessor Mode. Must be programmed to 1 indicating an Intel Architecture-based
system.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com