Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

CDP1805ACE Datasheet(PDF) 6 Page - Intersil Corporation

Part # CDP1805ACE
Description  CMOS 8-Bit Microprocessor with On-Chip RAM and Counter/Timer
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CDP1805ACE Datasheet(HTML) 6 Page - Intersil Corporation

Back Button CDP1805ACE Datasheet HTML 2Page - Intersil Corporation CDP1805ACE Datasheet HTML 3Page - Intersil Corporation CDP1805ACE Datasheet HTML 4Page - Intersil Corporation CDP1805ACE Datasheet HTML 5Page - Intersil Corporation CDP1805ACE Datasheet HTML 6Page - Intersil Corporation CDP1805ACE Datasheet HTML 7Page - Intersil Corporation CDP1805ACE Datasheet HTML 8Page - Intersil Corporation CDP1805ACE Datasheet HTML 9Page - Intersil Corporation CDP1805ACE Datasheet HTML 10Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 30 page
background image
6
Minimum Set-Up And Hold Times (Note 2)
Data Bus Input Set-Up, tSU
-100
0
ns
Data Bus Input Hold, tH
125
225
ns
DMA Set-Up, tSU
-75
0
ns
DMA Hold, tH
100
175
ns
ME Set-Up, t
SU
125
320
ns
ME Hold, tH
050
ns
Interrupt Set-Up, tSU
-100
0
ns
Interrupt Hold, tH
100
175
ns
WAIT Set-Up, tSU
20
50
ns
EF1-4 Set-Up, tSU
-125
0
ns
EF1 -4 Hold, tH
175
300
ns
Minimum Pulse Width Times (Note 6)
CLEAR Pulse Width, tWL
100
175
ns
CLOCK Pulse Width, tW
75
100
ns
NOTES:
5. Typical values are for TA = 25
o C and nominal V
DD.
6. Maximum limits of minimum characteristics are the values above which all devices function.
Timing Specifications as a function of T (T = 1/fCLOCK) at TA = -40 to +85oC, VDD = 5V, ±15%
PARAMETER
CDP1805AC, CDP1806AC
UNITS
TYP
(NOTE 7)
MAX
High-Order Memory-Address Byte
Set-Up to TPA
Time, tSU
2T-275
2T -175
ns
MRD to TPA
Time, tSU
T/2 -100
T/2 -75
ns
High-Order Memory-Address Byte
Hold after TPA Time, tH
T/2 +75
T/2 +100
ns
Low-Order Memory-Address Byte
Hold after WR Time, tH
T +180
T +240
ns
CPU Data to Bus
Hold after WR Time, tH
T +110
T +150
ns
Required Memory Access Time, tACC
Address to Data
4.5T -440
4.5T -330
ns
NOTE:
7. Typical values are for TA = +25
oC and nominal V
DD.
Dynamic Electrical Specifications at TA = -40o to +85oC; C L = 50pF; Input tR, tF = 10ns; Input Pulse Levels = 0.1V to
VDD -0.1V; VDD = 5V, ±5%. (Continued)
PARAMETER
CDP1805AC CDP1806AC
UNITS
(NOTE 5)
TYP
MAX
CDP1805AC, CDP1806AC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com