Electronic Components Datasheet Search
  English  ▼

X  

UPD17068 Datasheet(PDF) 13 Page - NEC

Part # UPD17068
Description  4-BIT SINGLE-CHIP MICROCONTROLLER CONTAINING IMAGE DISPLAY CONTROLLER AND PLL FREQUENCY SYNTHESIZER FOR DIGITAL TUNING SYSTEMS
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD17068 Datasheet(HTML) 13 Page - NEC

Back Button UPD17068 Datasheet HTML 9Page - NEC UPD17068 Datasheet HTML 10Page - NEC UPD17068 Datasheet HTML 11Page - NEC UPD17068 Datasheet HTML 12Page - NEC UPD17068 Datasheet HTML 13Page - NEC UPD17068 Datasheet HTML 14Page - NEC UPD17068 Datasheet HTML 15Page - NEC UPD17068 Datasheet HTML 16Page - NEC UPD17068 Datasheet HTML 17Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 341 page
background image
13
µPD17068
14.7.3
CE Reset .......................................................................................................................... 191
14.7.4
Halt State ........................................................................................................................ 191
15. SERIAL INTERFACE .................................................................................................................... 192
15.1
GENERAL ......................................................................................................................................... 192
15.2
SERIAL INTERFACE 0 ..................................................................................................................... 193
15.2.1
General ............................................................................................................................ 193
15.2.2
Clock I/O Control Block and Data I/O Control Block ................................................
194
15.2.3
Clock Control Block ....................................................................................................... 197
15.2.4
Clock Counter and Start/Stop Detection Block.........................................................
197
15.2.5
Presettable Shift Register 0 ..........................................................................................
199
15.2.6
Wait Control Block and Acknowledge Control Block ...............................................
200
15.2.7
Interrupt Control Block .................................................................................................
202
15.2.8
I2C Bus Mode ................................................................................................................... 203
15.2.9
Serial I/O Mode .............................................................................................................. 210
15.2.10
Data Write and Read Cautions .....................................................................................
214
15.2.11
Serial Interface 0 Operation..........................................................................................
215
15.2.12
State When Serial Interface 0 Is Reset .......................................................................
218
15.3
SERIAL INTERFACE 1 ..................................................................................................................... 219
15.3.1
General ............................................................................................................................
219
15.3.2
Clock I/O Control Block and Data I/O Control Block ................................................
219
15.3.3
Clock Counter ................................................................................................................. 220
15.3.4
Presettable Shift Register 1 ..........................................................................................
222
15.3.5
Wait Control Block .........................................................................................................
222
15.3.6
Serial Interface 1 Operation..........................................................................................
223
15.3.7
Data Write and Data Read Cautions ........................................................................... 226
15.3.8
Serial Interface 1 Operation..........................................................................................
227
15.3.9
State When Serial Interface 1 Is Reset .......................................................................
228
16. IMAGE DISPLAY CONTROLLER (IDC) ..................................................................................... 229
16.1
GENERAL ......................................................................................................................................... 229
16.1.1
Configuration ..................................................................................................................
229
16.1.2
IDC Functions ..................................................................................................................
230
16.2
IDC DISPLAY CONTROL BLOCK ................................................................................................... 231
16.2.1
IDC Display Control Block Control Registers .............................................................
231
16.2.2
Display Format ............................................................................................................... 233
16.2.3
Space between Characters ...........................................................................................
233
16.2.4
Screen Background Color .............................................................................................
235
16.3
IDC START POSITION CONTROL BLOCK ....................................................................................
235
16.3.1
Configuration of IDC Start Position Setting Register ...............................................
235
16.3.2
Horizontal Start Position Setting ................................................................................ 236
16.3.3
Vertical Start Position Setting .....................................................................................
237
16.4
CROM (CHARACTER ROM) ...........................................................................................................
239
16.4.1
Character Pattern Data Configuration ........................................................................
240
16.4.2
Definition of Character Pattern Data with Assembler ..............................................
242
16.5
VRAM (VIDEO RAM) ...................................................................................................................... 243
16.5.1
General ............................................................................................................................
243
16.5.2
Configuration of VRAM Data ........................................................................................
244



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com