Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AN4472 Datasheet(PDF) 33 Page - STMicroelectronics

Part # AN4472
Description  STEVAL-IME008V1 evaluation board based on the STHV749 transmission pulser
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4472 Datasheet(HTML) 33 Page - STMicroelectronics

Back Button AN4472 Datasheet HTML 29Page - STMicroelectronics AN4472 Datasheet HTML 30Page - STMicroelectronics AN4472 Datasheet HTML 31Page - STMicroelectronics AN4472 Datasheet HTML 32Page - STMicroelectronics AN4472 Datasheet HTML 33Page - STMicroelectronics AN4472 Datasheet HTML 34Page - STMicroelectronics AN4472 Datasheet HTML 35Page - STMicroelectronics AN4472 Datasheet HTML 36Page - STMicroelectronics AN4472 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 44 page
background image
DocID026198 Rev 1
33/44
AN4472
Connectors
44
Two right-angle, 12-pin (2 x 6 female) Peripheral Module (PMOD) headers (J8, J9) are
interfaced to the FPGA, with each header providing 3.3 V power, ground and eight I/O's.
These headers may be used as general-purpose I/Os or to interface with the PMODs in
order to enable additional user customizations. J8 and J9 are placed in close proximity (0'9"
- centers) on the PCB in order to support dual PMODs.
The STEVAL-IME008V1 evaluation board supports the serial peripheral interface (SPI
Flash) method for configuring the FPGA. The default configuration mode (determined by
pullup/pulldown resistors R17, R18, R21, and R22) is "Master Serial / SPI" mode, which
allows the FPGA to be configured by the SPI Flash device. Spartan-6 devices have a
dedicated four-wire JTAG port (always available to the FPGA regardless of the mode pin
settings), allowing the Boundary-scan configuration method.
Configuring the FPGA via Boundary-scan requires a JTAG download cable to be attached to
the 14-pin 2 mm spaced keyed header J11 (to be mounted) with a ribbon cable. Resistors
RN1, R41 to R44 and diode D22 must also be mounted.
Jumper J13 is used to prevent FPGA programming from the configuration source. It must be
open (default) to enable FPGA programming. The DONE LED (D23) on the board lights
when the FPGA has successfully been configured.
Table 30. FPGA PMOD connectors (J9) not mounted on the board
Pin number
Description
Pin number
Description
1
Not used
2
Not used
3
Not used
4
Not used
5
GND
6
3.3 V
7
Not used
8
Not used
9
Not used
10
Not used
11
GND
12
3.3 V
Table 31. FPGA JTAG connectors (J11) not mounted on the board
Pin number
Description
Pin number
Description
1
GND
2
3.3 V
3
GND
4
TMS
5
GND
6
TCK
7
GND
8
TDO
9
GND
10
TDI
11
GND
12
Not used
13
GND
14
Not used



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com