 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD9930 Datasheet(PDF) 17 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD9930 Datasheet(HTML) 17 Page - NEC |
|
|
17 / 78 page  µPD9930 17 Power up command execution Analog and PLL operation start PLL clock stabilization Clock operation start Digital signal operation start Power down command execution Digital signal processing (filter operation, tone generation operation) operation stop Clock (internal clock, serial clock) power down Analog (PLL, all amplifiers) power down (5) Power up/down sequence (a) Power down sequence (b) Power up sequence Remarks 1. The DSP interface serial input/output operation does not stop or start when switching to power up/down. 2. Rising time from standby mode to normal operation mode is about 30.5 ms after execution of the power up command. 3. FSYNC can be stopped at power down. However, input of the FSYNC clock is necessary during operation and in the above sequence. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
