| Electronic Components Datasheet Search |
|
IR3552 Datasheet(PDF) 4 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
IR3552 Datasheet(HTML) 4 Page - International Rectifier |
|
4 / 23 page ![]() IR3552 40A Integrated PowIRstage ® www.irf.com | © 2014 International Rectifier February 19, 2014 | FINAL 4 PIN DESCRIPTIONS PIN # PIN NAME PIN DESCRIPTION 1 VCC Connect this pin to a +5V bias supply. Place a 0.1uF high quality low ESR ceramic capacitor from this pin to the LGND pin. 2 VDRV Connect this pin to a separate supply voltage between 5V and 12V to vary the drive voltage on both control and synchronous MOSFETs. Place a 1uF high quality low ESR ceramic capacitor from this pin to GND. Note that on the control MOSFET, the gate drive voltage is VDRV less the bootstrap diode voltage drop. 3 BOOST Floating bootstrap supply pin for the upper gate drive. Connect the bootstrap capacitor between this pin and the SW pin. The bootstrap capacitor provides the charge to turn on the control MOSFET. Connect a 0.22uF capacitor from BOOST to SW pin. 4, 12, 13, 24 PGND High current power ground. Note all pads are internally connected in the package. Provide low resistance connections to the ground plane and respective output capacitors. 5, 25 GATEL Gate connection of the synchronous MOSFET. 6-11 SW High current switch node output. 14-16 VIN High current input supply pads. Provide low resistance connections to the supply rail. Ensure proper bypass capacitor values and layouts to the PGND pads. 17 VIN_DIV Output containing divided VIN analog information, (VIN-LGND)/14 with respect to LGND. The internal resistor divider is disconnected from VIN when EN is low. An active pull-down is provided for phase fault communication. 18 TFAULT Over temperature fault output. TFAULT will pull to 3.3V when the driver exceeds 150ºC and will remain high until 130ºC. It has a 25kΩ pull-down resistor to ground. 19 NC No Connect. 20 EN Enable input. Grounding EN places the device in low quiescent mode. It has a 500kΩ pull- down resistor to ground. 21 LGND Bias and reference ground. All control signals are referenced to this pin. 22 PWM The PWM signal is the control input for the first driver from either an IR ATL compatible source or an industry standard Tristate PWM source. Connect this pin to the PWM output of the controller. 23 MODE The MODE pin is used to select between IR ATL mode PWM or standard tristate PWM inputs. It should be tied to LGND or VCC and is sensed at EN enable rising edge or when VCC UVLO is cleared. High = IR ATL mode, and Low = Standard tristate 3.3V and 5V TTL level PWM mode. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |