Electronic Components Datasheet Search
  English  ▼

X  

MAX5404 Datasheet(PDF) 3 Page - Maxim Integrated Products

Part # MAX5404
Description  Dual 256-Tap, Low-Drift, Digital Potentiometers in 10-關MAX
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5404 Datasheet(HTML) 3 Page - Maxim Integrated Products

  MAX5404 Datasheet HTML 1Page - Maxim Integrated Products MAX5404 Datasheet HTML 2Page - Maxim Integrated Products MAX5404 Datasheet HTML 3Page - Maxim Integrated Products MAX5404 Datasheet HTML 4Page - Maxim Integrated Products MAX5404 Datasheet HTML 5Page - Maxim Integrated Products MAX5404 Datasheet HTML 6Page - Maxim Integrated Products MAX5404 Datasheet HTML 7Page - Maxim Integrated Products MAX5404 Datasheet HTML 8Page - Maxim Integrated Products MAX5404 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
Dual 256-Tap, Low-Drift,
Digital Potentiometers in 10-µMAX
_______________________________________________________________________________________
3
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +5V, unless otherwise noted. VH = VDD, VL = 0, TA = TMIN to TMAX. Typical values are at VDD = +5V, TA = +25°C,
unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
MAX5403
7.5
10
12.5
MAX5404
37.5
50
62.5
End-to-End Resistance
RHL
MAX5405
75
100
125
k
Ω
DIGITAL INPUTS
Input High Voltage
VIH
0.7 ✕ VDD
V
Input Low Voltage
VIL
0.3 ✕ VDD
V
Input Leakage Current
±1.0
µA
Input Capacitance
5pF
TIMING CHARACTERISTICS (ANALOG)
MAX5403
100
MAX5404
325
Wiper-Settling Time
tS
MAX5405
650
ns
TIMING CHARACTERISTICS (DIGITAL) (Note 5)
Maximum SCLK Frequency
10
MHz
SCLK Clock Period
tCP
100
ns
SCLK Pulse Width High
tCH
40
ns
SCLK Pulse Width Low
tCL
40
ns
CS Fall to SCLK Rise Setup Time
tCSS
40
ns
SCLK Rise to CS Rise Hold Time
tCSH
0ns
DIN Setup Time
tDS
40
ns
DIN Hold Time
tDH
0ns
SCLK Rise to CS Fall Delay
tCS0
10
ns
CS Rise to SCLK Rise Hold
tCS1
40
ns
CS Pulse Width High
tCSW
100
ns
POWER SUPPLIES
Supply Voltage
VDD
2.7
5.5
V
VDD = +5V
0.8
5
µA
Supply Current
IDD
CS = SCLK = DIN = VDD
VDD = +2.7V
0.1
µA
Note 1: Linearity is defined in terms of the HX to LX code-dependent resistance.
Note 2: The DNL and INL are measured with the potentiometer configured as a voltage divider with HX = VDD and LX = 0. The wiper
terminal is unloaded and measured with an ideal voltmeter.
Note 3: The DNL and INL are measured with the potentiometer configured as a variable resistor. For the 3-terminal potentiometer
(Pot A), HA is unconnected and LA = 0. For the 2-terminal potentiometer (Pot B), only LB = 0. At VDD = +5V, the wiper termi-
nal is driven with a source current of 400µA for the 10k
Ω configuration, 80µA for the 50kΩ configuration, and 40µA for the
100k
Ω configuration. At VDD = +3V, 200µA/40µA/20µA for 10kΩ/50kΩ/100kΩ configuration respectively.
Note 4: The wiper resistance is the worst value measured by injecting into WX, a current IW = VDD / RHL.
Note 5: Digital timing is guaranteed by design.



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com