AM1806 datasheet(115/245 Pages) TI

115 / 245 page

AM1806

www.ti.com

SPRS658F – FEBRUARY 2010 – REVISED MARCH 2014

Figure 6-22 shows the topology and routing for the DQS and D net class; the routes are point to point.

Skew matching across bytes is not needed nor recommended.

Figure 6-22. DQS and D Routing and Topology

Table 6-35. DQS and D Routing Specification

NO.

PARAMETER

MIN

TYP

MAX

UNIT

Center to center DQS to other DDR2/mDDR trace spacing(1)

4w(2)

DQS/D nominal trace length(3)(4)

DQLM-50

DQLM

DQLM+50

Mils

D to DQS Skew Length Mismatch(4)

100

Mils

D to D Skew Length Mismatch(4)

100

Mils

Center to center D to other DDR2/mDDR trace spacing(1)(5)

4w(2)

Center to Center D to other D trace spacing(1)(6)

3w(2)

(1)

Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing

congestion.

(2)

w = PCB trace width as defined in Table 6-27.

(3)

Series terminator, if used, should be located closest to DDR.

(4)

There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte

(5)

D's from other DQS domains are considered other DDR2/mDDR trace.

(6)

DQLM is the longest Manhattan distance of each of the DQS and D net class.

Peripheral Information and Electrical Specifications

115

Submit Documentation Feedback

Product Folder Links: AM1806

AM1806 Datasheet(PDF) 115 Page - Texas Instruments

AM1806 Datasheet(HTML) 115 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL