Electronic Components Datasheet Search
  English  ▼

X  

AM1806 Datasheet(PDF) 112 Page - Texas Instruments

Click here to check the latest version.
Part # AM1806
Description  AM1806 ARM짰 Microprocessor
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM1806 Datasheet(HTML) 112 Page - Texas Instruments

Back Button AM1806 Datasheet HTML 108Page - Texas Instruments AM1806 Datasheet HTML 109Page - Texas Instruments AM1806 Datasheet HTML 110Page - Texas Instruments AM1806 Datasheet HTML 111Page - Texas Instruments AM1806 Datasheet HTML 112Page - Texas Instruments AM1806 Datasheet HTML 113Page - Texas Instruments AM1806 Datasheet HTML 114Page - Texas Instruments AM1806 Datasheet HTML 115Page - Texas Instruments AM1806 Datasheet HTML 116Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 245 page
background image
AM1806
SPRS658F – FEBRUARY 2010 – REVISED MARCH 2014
www.ti.com
6.11.3.8 Net Classes
Table 6-31 lists the clock net classes for the DDR2/mDDR interface. Table 6-32 lists the signal net
classes, and associated clock net classes, for the signals in the DDR2/mDDR interface. These net classes
are used for the termination and routing rules that follow.
Table 6-31. Clock Net Class Definitions
CLOCK NET CLASS
PIN NAMES
CK
DDR_CLKP / DDR_CLKN
DQS0
DDR_DQS[0]
DQS1
DDR_DQS[1]
Table 6-32. Signal Net Class Definitions
ASSOCIATED CLOCK
SIGNAL NET CLASS
NET CLASS
PIN NAMES
ADDR_CTRL
CK
DDR_BA[2:0], DDR_A[13:0], DDR_CS, DDR_CAS, DDR_RAS, DDR_WE,
DDR_CKE
D0
DQS0
DDR_D[7:0], DDR_DQM0
D1
DQS1
DDR_D[15:8], DDR_DQM1
DQGATE
CK, DQS0, DQS1
DDR_DQGATE0, DDR_DQGATE1
6.11.3.9 DDR2/mDDR Signal Termination
No terminations of any kind are required in order to meet signal integrity and overshoot requirements.
Serial terminators are permitted, if desired, to reduce EMI risk; however, serial terminations are the only
type permitted. Table 6-33 shows the specifications for the series terminators.
Table 6-33. DDR2/mDDR Signal Terminations(1)(2)(3)
NO.
PARAMETER
MIN
TYP
MAX
UNIT
1
CK Net Class
0
10
Ω
2
ADDR_CTRL Net Class
0
22
Zo
Ω
3
Data Byte Net Classes (DQS[0], DQS[1], D0, D1)(4)
0
22
Zo
Ω
4
DQGATE Net Class (DQGATE)
0
10
Zo
Ω
(1)
Only series termination is permitted, parallel or SST specifically disallowed.
(2)
Terminator values larger than typical only recommended to address EMI issues.
(3)
Termination value should be uniform across net class.
(4)
When no termination is used on data lines (0
Ω), the DDR2/mDDR devices must be programmed to operate in 60% strength mode.
112
Peripheral Information and Electrical Specifications
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1806



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com