| Electronic Components Datasheet Search |
|
DM385 Datasheet(PDF) 225 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DM385 Datasheet(HTML) 225 Page - Texas Instruments |
|
225 / 281 page ![]() DM385, DM388 www.ti.com SPRS821D – MARCH 2013 – REVISED DECEMBER 2013 Table 8-53. High-Speed Bypass Capacitors NO. PARAMETER MIN MAX UNIT 1 HS bypass capacitor package size(1) 0402 10 Mils 2 Distance from HS bypass capacitor to device being bypassed 250 Mils 3 Number of connection vias for each HS bypass capacitor(2) 2 Vias 4 Trace length from bypass capacitor contact to connection via 1 30 Mils 5 Number of connection vias for each processor power/ground ball 1 Vias 6 Trace length from processor power/ground ball to connection via 35 Mils 7 Number of connection vias for each DDR2 device power/ground ball 1 Vias 8 Trace length from DDR2 device power/ground ball to connection via 35 Mils 9 DVDD18 HS bypass capacitor count(3) 20 Devices 10 DVDD18 HS bypass capacitor total capacitance 1.2 μF 11 DDR device HS bypass capacitor count(4)(5) 8 Devices 12 DDR device HS bypass capacitor total capacitance(5) 0.4 μF (1) LxW, 10-mil units, that is, a 0402 is a 40x20-mil surface-mount capacitor. (2) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. (3) These devices should be placed as close as possible to the device being bypassed. (4) These devices should be placed as close as possible to the device being bypassed. (5) Per DDR device. 8.13.2.2.8 Net Classes Table 8-54 lists the clock net classes for the DDR2 interface. Table 8-55 lists the signal net classes, and associated clock net classes, for the signals in the DDR2 interface. These net classes are used for the termination and routing rules that follow. Table 8-54. Clock Net Class Definitions CLOCK NET CLASS PROCESSOR PIN NAMES CK DDR[0]_CLK/DDR[0]_CLK DQS0 DDR[0]_DQS[0]/DDR[0]_DQS[0] DQS1 DDR[0]_DQS[1]/DDR[0]_DQS[1] DQS2(1) DDR[0]_DQS[2]/DDR[0]_DQS[2] DQS3(1) DDR[0]_DQS[3]/DDR[0]_DQS[3] (1) Only used on 32-bit wide DDR2 memory systems. Copyright © 2013, Texas Instruments Incorporated Peripheral Information and Timings 225 Submit Documentation Feedback Product Folder Links: DM385 DM388 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |