Electronic Components Datasheet Search
  English  ▼

X  

SM8222AS Datasheet(PDF) 9 Page - Nippon Precision Circuits Inc

Part # SM8222AS
Description  Caller ID Service IC with Call Waiting
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NPC [Nippon Precision Circuits Inc]
Direct Link  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM8222AS Datasheet(HTML) 9 Page - Nippon Precision Circuits Inc

Back Button SM8222AS Datasheet HTML 5Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 6Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 7Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 8Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 9Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 10Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 11Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 12Page - Nippon Precision Circuits Inc SM8222AS Datasheet HTML 13Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 15 page
background image
SM8222A/B
NIPPON PRECISION CIRCUITS—9
Output timing circuit: mode 0
s
SM8222A
VDD = 3.0 ± 0.3 V, GND = 0 V, fCLK = 3.579545 MHz, Ta = −20 to 85 °C
s
SM8222B
VDD = 5.0 ± 0.5 V, GND = 0 V, fCLK = 3.579545 MHz, Ta = −20 to 85 °C
P arameter
Symbol
Condition
Rating
Unit
min
typ
m a x
Rise time
tr0
DR, DCLK, DOUT
–
–
TBD
ns
Fall time
tf0
DR, DCLK, DOUT
–
–
TBD
ns
LOW-level pulsewidth
tPWL
DR, DCLK
415
416
417
µs
HIGH-level pulsewidth
tPWH
DCLK
415
416
417
µs
DCLK frequency
fDCLK0
DCLK
1201.6
1202.8
1204
Hz
Input/output delay
tIDD
Input
→ DOUT
–
–
TBD
ms
DOUT to DCLK delay
tDCD
DOUT
→ DCLK
TBD
416
–
µs
DCLK to DOUT delay
tCDD
DCLK
→ DOUT
TBD
416
–
µs
DCLK to DR delay
tCRD
DCLK
→ DR
415
416
417
µs
Data rate
DOUT
1188
1200
1212
baud
P arameter
Symbol
Condition
Rating
Unit
min
typ
m a x
Rise time
tr0
DR, DCLK, DOUT
–
–
TBD
ns
Fall time
tf0
DR, DCLK, DOUT
–
–
TBD
ns
LOW-level pulsewidth
tPWL
DR, DCLK
415
416
417
µs
HIGH-level pulsewidth
tPWH
DCLK
415
416
417
µs
DCLK frequency
fDCLK0
DCLK
1201.6
1202.8
1204
Hz
Input/output delay
tIDD
Input
→ DOUT
–
–
TBD
ms
DOUT to DCLK delay
tDCD
DOUT
→ DCLK
TBD
416
–
µs
DCLK to DOUT delay
tCDD
DCLK
→ DOUT
TBD
416
–
µs
DCLK to DR delay
tCRD
DCLK
→ DR
415
416
417
µs
Data rate
DOUT
1188
1200
1212
baud



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com