Electronic Components Datasheet Search
  English  ▼

X  

ADS4449 Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # ADS4449
Description  Quad-Channel, 14-Bit, 250-MSPS, Low-Power ADC
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADS4449 Datasheet(HTML) 21 Page - Texas Instruments

Back Button ADS4449 Datasheet HTML 17Page - Texas Instruments ADS4449 Datasheet HTML 18Page - Texas Instruments ADS4449 Datasheet HTML 19Page - Texas Instruments ADS4449 Datasheet HTML 20Page - Texas Instruments ADS4449 Datasheet HTML 21Page - Texas Instruments ADS4449 Datasheet HTML 22Page - Texas Instruments ADS4449 Datasheet HTML 23Page - Texas Instruments ADS4449 Datasheet HTML 24Page - Texas Instruments ADS4449 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 56 page
background image
DAB0P, DAB0M or
OVRABP, OVRABM
CLKINP,
CLKINM
AINP,
AINM
Common
Mode
VCM
CLKOUTABP,
CLKOUTABM
DAB[13:1]P,
DAB[13:1]M
14
BINP,
BINM
CINP,
CINM
DINP,
DINM
Configuration Registers
CLKOUTCDP,
CLKOUTCDM
DCD[13:1]P,
DCD[13:1]M
14
Digital
Block
DCD0P, DCD0M or
OVRCDP, OVRCDM
Output
Formatter
DDR
LVDS
14-Bit
ADC
14-Bit
ADC
14-Bit
ADC
14-Bit
ADC
Digital
Block
ADS4449
www.ti.com
SBAS603A – APRIL 2013 – REVISED JANUARY 2016
8 Detailed Description
8.1 Overview
The ADS4449 belong to TI’s low-power family of quad-channel, 14-bit, analog-to-digital converters (ADCs). High
performance is maintained while power is reduced for power-sensitive applications. In addition to its low power
and high performance, the ADS4449 has a number of digital features and operating modes to enable design
flexibility.
At every falling edge of the input clock, the analog input signal for each channel is sampled simultaneously. The
sampled signal in each channel is converted by a pipeline of low-resolution stages. In each stage, the sampled-
and-held signal is converted by a high-speed, low-resolution, flash sub-ADC. The difference (residue) between
the stage input and quantized equivalent is gained and propagates to the next stage. At every clock, each
subsequent stage resolves the sampled input with greater accuracy. The digital outputs from all stages are
combined in a digital correction logic block and are digitally processed to create the final code, after a data
latency of 10 clock cycles. The digital output is available in a double data rate (DDR) low-voltage differential
signaling (LVDS) interface and is coded in binary twos complement format.
The ADS4449 can be configured with a serial programming interface (SPI), as described in the Serial Interface
section. In addition, the device has control terminals that control power-down.
8.2 Functional Block Diagram
Copyright © 2013–2016, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: ADS4449



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com