| Electronic Components Datasheet Search |
|
MEC1322 Datasheet(PDF) 367 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MEC1322 Datasheet(HTML) 367 Page - Microchip Technology |
|
367 / 456 page ![]() 2014 - 2015 Microchip Technology Inc. DS00001719D-page 367 MEC1322 32.11.2 DEBUG CONTROL REGISTER Offset 04h Bits Description Type Default Reset Event 7 Reserved R - - 6:4 IP_DELAY Inter-packet Delay. The delay is in terms of TFDP Debug output clocks. A value of 0 provides a 1 clock inter-packet period, while a value of 7 provides 8 clocks between packets: R/W 000b VCC1_R ESET 3:2 DIVSEL Clock Divider Select. The TFDP Debug output clock is determined by this field, according to Table 32-7, "TFDP Debug Clocking": R/W 00b VCC1_R ESET 1 EDGE_SEL 1= Data is shifted out on the falling edge of the debug clock 0= Data is shifted out on the rising edge of the debug clock (Default) R/W 0b VCC1_R ESET 0EN Enable. 1=Clock enabled 0=Clock is disabled (Default) R/W 0b VCC1_R ESET TABLE 32-7: TFDP DEBUG CLOCKING divsel TFDP Debug Clock 00 24 MHz 01 12 MHz 10 6 MHz 11 Reserved |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |