| Electronic Components Datasheet Search |
|
MEC1322 Datasheet(PDF) 371 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MEC1322 Datasheet(HTML) 371 Page - Microchip Technology |
|
371 / 456 page ![]() 2014 - 2015 Microchip Technology Inc. DS00001719D-page 371 MEC1322 • After all channels enabled by Rpt_En[4:0] are complete, Repeat_Done_Status will be set to 1. This status bit is cleared when the next repeating conversion cycle begins to give a reflection of when the conversion is in prog- ress. • As long as Start_Repeat is 1 the ADC will repeatedly begin conversion cycles with a period defined by Repeat_Delay[15:0]. • If the delay period expires and a conversion cycle is already in progress because Start_Single was written with a 1, the cycle in progress will complete, followed immediately by a conversion cycle using Rpt_En[4:0] to control the channel conversions. 33.10.2 SINGLE MODE • The Single Mode conversion cycle will begin without a delay. After all channels enabled by Single_En[4:0] are complete, Single_Done_Status will be set to 1. When the next conversion cycle begins the bit is cleared. •If Start_Single is written with a 1 while a conversion cycle is in progress because Start_Repeat is set, the conver- sion cycle will complete, followed immediately by a conversion cycle using Single_En[4:0] to control the channel conversions. 33.11 EC-Only Registers The registers listed in the Table 33-7, "Analog to Digital Converter Register Summary" are for a single instance of the Analog to Digital Converter block. The addresses of each register listed in this table are defined as a relative offset to the host “Base Address” defined in Table 33-6, "Analog to Digital Converter Base Address Table". Note 33-1 The Base Address indicates where the first register can be accessed in a particular address space for a block instance. TABLE 33-6: ANALOG TO DIGITAL CONVERTER BASE ADDRESS TABLE Instance Name Instance Number Host Address Space Base Address ( Note 33-1) ADC 0 EC 32-bit internal address space 4000_7C00h TABLE 33-7: ANALOG TO DIGITAL CONVERTER REGISTER SUMMARY Offset Register Name (Mnemonic) 00h ADC Control Register 04h ADC Delay Register 08h ADC Status Register 0Ch ADC Single Register 10h ADC Repeat Register 14h ADC Channel 0 Reading Register 18h ADC Channel 1 Reading Register 1Ch ADC Channel 2 Reading Register 20h ADC Channel 3 Reading Register 24h ADC Channel 4 Reading Register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |