| Electronic Components Datasheet Search |
|
C161PI Datasheet(PDF) 61 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
C161PI Datasheet(HTML) 61 Page - Infineon Technologies AG |
|
61 / 82 page ![]() &3, Data Sheet 59 1999-07 Data hold after RdCS W 51 SR 0 – 0–ns Data float after RdCS W 52 SR – 30 + W F – 2TCL - 20 + W F ns Address hold after RdCS, WrCS W 54 CC 30 + W F – 2TCL - 20 + W F –ns Data hold after WrCS W 56 CC 30 + W F – 2TCL - 20 + W F –ns 1) These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below). Multiplexed Bus (Reduced Supply Voltage Range) (continued) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 W A + WC + WF (150 ns at 20 MHz CPU clock without waitstates) Parameter Symbol Max. CPU Clock = 20 MHz Variable CPU Clock 1 / 2TCL = 1 to 20 MHz Unit min. max. min. max. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |