TUSB542 datasheet(7/23 Pages) TI1

7 / 23 page

80%

20%

tidleExit

IN+

Vcm

IN±

tidleEntry

VEID_TH

OUT+

Vcm

OUT±

tDIFF_DLY

OUT

tDIFF_DLY

TUSB542

www.ti.com

SLLSER3B – DECEMBER 2015 – REVISED JANUARY 2016

Product Folder Links: TUSB542

Submit Documentation Feedback

6.9 Timing Requirements

MIN

NOM

MAX

UNIT

tIDLEEntry

Delay from U0 to electrical idle.

See Figure 2

tIDLEExit_U1

U1 exit time: break in electrical idle to the

transmission of LFPS

See Figure 2

tIDLEExit_U2U3

U2/U3 exit time: break in electrical idle to

transmission of LFPS

From the time when the far end

terminations detected for both ports

µs

tIDLEExit_DISC

U2/U3 exit time: break in electrical idle to

transmission of LFPS

From the time when the far end

terminations detected for both ports

µs

tDIFF-DLY

Differential propagation delay.

See Figure 1

225

tPWRUPACTIVE

Time when VCC reach 80% to device active

6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tTX-RISE-FALL

Transmitter rise/fall time (see Figure 3)

20% to 80% of differential output. At

device pins.

tRF-MISMATCH

Transmitter rise/fall mismatch

20% to 80% of differential output. At

device pins

2.3

Figure 1. Propagation Delay Timing

Figure 2. Electrical Idle Mode Exit and Entry Delay Timing

Figure 3. Output Rise and Fall Times

TUSB542 Datasheet(PDF) 7 Page - Texas Instruments

TUSB542 Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Datasheet Download

Link URL