Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADC08351 Datasheet(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # ADC08351
Description  8-Bit, 42 MSPS, 40 mW A/D Converter
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

ADC08351 Datasheet(HTML) 2 Page - National Semiconductor (TI)

  ADC08351 Datasheet HTML 1Page - National Semiconductor (TI) ADC08351 Datasheet HTML 2Page - National Semiconductor (TI) ADC08351 Datasheet HTML 3Page - National Semiconductor (TI) ADC08351 Datasheet HTML 4Page - National Semiconductor (TI) ADC08351 Datasheet HTML 5Page - National Semiconductor (TI) ADC08351 Datasheet HTML 6Page - National Semiconductor (TI) ADC08351 Datasheet HTML 7Page - National Semiconductor (TI) ADC08351 Datasheet HTML 8Page - National Semiconductor (TI) ADC08351 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
ADC08351 Block Diagram
Pin Descriptions and Equivalent Circuits
Pin
No.
Symbol
Equivalent Circuit
Description
17
V
IN
Analog signal input. Conversion range is 0.5 V
P-P to
0.68 V
A.
14
V
REF
Positive reference voltage input. Operating range of
this voltage is 0.75V to V
A. This pin should be
bypassed with a 10 µF tantalum or aluminum
electrolytic capacitor and a 0.1 µF ceramic chip
capacitor.
1OE
CMOS/TTL compatible digital input that, when low,
enables the digital outputs of the ADC08351. When
high, the outputs are in a high impedance state.
12
CLK
CMOS/TTL compatible digital clock input. V
IN is
sampled on the falling edge of CLK input.
15
PD
CMOS/TTL compatible digital input that, when high,
puts the ADC08351 into the power down mode,
where it consumes minimal power. When this pin is
low, the ADC08351 is in the normal operating
mode.
3 thru
10
D0–D7
Conversion data digital output pins. D0 is the LSB,
D7 is the MSB. Valid data is output just after the
rising edge of the CLK input. These pins are
enabled by bringing the OE pin low.
DS100895-2
www.national.com
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com