Electronic Components Datasheet Search
  English  ▼

X  

TTP258 Datasheet(PDF) 13 Page - Tontek Design Technology

Part # TTP258
Description  Preliminary
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TONTEK [Tontek Design Technology]
Direct Link  http://www.tontek.com.tw
Logo TONTEK - Tontek Design Technology

TTP258 Datasheet(HTML) 13 Page - Tontek Design Technology

Back Button TTP258 Datasheet HTML 9Page - Tontek Design Technology TTP258 Datasheet HTML 10Page - Tontek Design Technology TTP258 Datasheet HTML 11Page - Tontek Design Technology TTP258 Datasheet HTML 12Page - Tontek Design Technology TTP258 Datasheet HTML 13Page - Tontek Design Technology TTP258 Datasheet HTML 14Page - Tontek Design Technology TTP258 Datasheet HTML 15Page - Tontek Design Technology TTP258 Datasheet HTML 16Page - Tontek Design Technology TTP258 Datasheet HTML 17Page - Tontek Design Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 44 page
background image
Preliminary
TTP258
TonTouch
TM
16’/04/06
Page 13 of 44
Ver.: 1.2
S-6: Watch Dog Timer (WDT)
The clock of watchdog timer comes from time base overflow (TB1OV). User
can use the time up signal to prevent a software malfunction or abnormal
sequence from jumping to an unknown memory location causing a system fatal
failure. Normally, if the watchdog timer time up signal active that will reset the
chip. At the same time, program and hardware can be initialized and resume
system under normal operation. The chip also provides 2 steps clear watchdog
command as the programmer writes INTF with $F data first that will enable the
WDT clear, and then writes clear WDT 2nd register ($303H) after. Completely
finishes the two write & read steps will clear the watchdog timer. User should
well arrange the two command steps for avoiding the dead lock loop.
User should keep in minds that always reset WDT at main
program and never clear the WDT in the interrupt routine.
The max period of WDT =(TB1OV cycle time) * 8
S-7: Low Voltage Reset (LVR)
The low voltage reset (LVR) forces the MCU in reset state during power
failure, especially as MCU working in AC power application, preventing from
abnormal state is the key issue. The control bit LVREN is in independent
register. It can prevent LVREN change by unexpected program. The LVR can
select always on or control by register by metal trim and LVR voltage is 2.2V.
Q
QB
WDT
Overflow
TFF
TFF
TFF
POR+RESET
SLEEP
INTF write $F first then
Write $303H after
DFF
TB1OV
as clock
Figure: Watch Dog Timer control circuit
Write INTF first &
Write $303H after



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com