PCI9060SD datasheet(97/192 Pages) ETC

97 / 192 page

SECTION 4

PCI 9080

REGISTERS

©PLX Technology, Inc., 1997

Page 88

Version 1.02

4.7.15 (QSR; PCI:E8h, LOC:168h) Queue Status/Control Register

Table 4-89. (QSR; PCI:E8h, LOC:168h) Queue Status/Control Register

Field

Description

Read

Write

Value after Reset

0I20 Decode Enable. When this bit is set, Mailbox registers 0 and 1 are replaced by

the Inbound and Outbound Queue Port Registers and redefines Space 1 as PCI

Base Address 0 to be accessed by PCIBAR0. Former Space 1 registers F0, F4,

and F8 should be programmed to configure their shared I20 memory space, defined

as PCI Base Address 0.

Yes

Queue Local Space Select. When this bit is set to 0, use Local Address Space 0

bus region descriptor for queue accesses. When this bit is set to 1, use Local

Address Space 1 bus region descriptor for queue accesses.

Yes

Outbound Post List FIFO Prefetch Enable. When this bit is set, prefetching occurs

from the Outbound Post List FIFO if not empty.

Yes

Inbound Free List FIFO Prefetch Enable. When this bit is set, prefetching occurs

from the Inbound Free List FIFO if not empty.

Yes

Inbound Post List FIFO Interrupt Mask. Interrupt is masked when bit is set.

Yes

Inbound Post List FIFO Interrupt. This bit is set when the Inbound Post List FIFO

is not empty. This bit is not affected by the Interrupt Mask bit.

Yes

Outbound Free List FIFO Overflow Interrupt Mask. Interrupt is masked when bit

is set.

Yes

Outbound Free List FIFO Overflow Interrupt. This bit is set when the Outbound Free

List FIFO becomes full. A local LSERR (NMI) interrupt is generated if enabled in the

Interrupt Control/Status Register. Writing 1 clears the interrupt.

Yes

Yes/Clr

31:8

Unused.

Yes

PCI9060SD Datasheet(PDF) 97 Page - List of Unclassifed Manufacturers

PCI9060SD Datasheet(HTML) 97 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL