USBN9604SLB datasheet(35/60 Pages) NSC

35 / 60 page

7.0 Register Set (Continued)

www.national.com

7.1.10

Transmit Mask Register (TXMSK)

When set and the corresponding bit in the TXEV register is set, TX_EV in the MAEV register is set. When cleared, the cor-

responding bit in the TXEV register does not cause TX_EV to be set.

7.1.11

Receive Event Register (RXEV)

RXFIFO

Receive FIFO. These bits are set whenever either RX_ERR or RX_LAST in the respective Receive Status (RXSx) register

is set. Reading the corresponding RXSx register automatically clears these bits.

The device discards all packets for Endpoint 0 received with errors. This is necessary in case of retransmission due to media

errors, ensuring that a good copy of a SETUP packet is captured. Otherwise, the FIFO may potentially be tied up, holding

corrupted data and unable to receive a retransmission of the same packet (the RXFIFO0 bit does only reflect the value of

RX_LAST for Endpoint 0).

If data streaming is used for the receive endpoints (EP2, EP4 and EP6) the firmware must check with the respective

RX_ERR bits to ensure the packets received are not corrupted by errors.

RXOVRRN

Receive Overrun. These bits are set in the event of a FIFO overrun condition. They are cleared when the register is read.

The firmware must check with the respective RX_ERR bits that packets received for the other receive endpoints (EP2, EP4

and EP6) are not corrupted by errors, as these endpoints support data streaming (packets which are longer than the actual

FIFO depth).

7.1.12

Receive Mask Register (RXMSK)

When set and the corresponding bit in the RXEV register is set, RX_EV in the MAEV register is set. When cleared, the cor-

responding bit in the RXEV register does not cause RX_EV to be set.

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

Same Bit Deﬁnition as TXEV Register

00000000

r/w

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

RXFIFO3 RXFIFO2 RXFIFO1

FIFO0

RXFIFO3 RXFIFO2 RXFIFO1

FIFO0

RXOVRRN3-0

RXFIFO3-0

00000000

CoR

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

Same Bit Deﬁnition as RXEV Register

00000000

r/w

USBN9604SLB Datasheet(PDF) 35 Page - National Semiconductor (TI)

USBN9604SLB Datasheet(HTML) 35 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL