| Electronic Components Datasheet Search |
|
MAX1102 Datasheet(PDF) 12 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX1102 Datasheet(HTML) 12 Page - Maxim Integrated Products |
|
12 / 16 page ![]() Both the ADC and DAC can be addressed from the same control word, allowing both converters to operate simultaneously. Configuring the ADC When configuring the ADC immediately following power-up, the first control word enables the ADC and sets the T/H to track mode. Then wait 200µs for the internal reference to stablize (3µs typical from standby mode). Finally, the second control word sets the ADC into either single or continuous mode and causes con- version to take place. Conversion Modes The MAX1102/MAX1103/MAX1104 have two conver- sion modes, single and continuous. In single conversion mode (C0 = 0), a control word must be written before an ADC conversion result can be read, or DAC input data is accepted. Once a con- version has occurred, the device will ignore any input until a new control word is written. Figures 5 and 6 show the DAC and ADC single conversion mode timing diagrams. In continuous conversion mode (C0 = 1), the device maintains its configuration from a single control word, and continuously updates the ADC conversion result, or accepts new DAC input data. When operating the ADC and DAC simultaneously, both converters must be in the same conversion mode. ADC Single Conversion Mode Set C0 = 0 to select single conversion mode. The falling edge of SCLK after the eighth bit of each control word causes the ADC to switch from track to hold mode and begin conversion. To avoid corruption of the conversion result, SCLK must be disabled for 36µs (Figure 6). After completing the conversion, the ADC 8-Bit CODECs 12 ______________________________________________________________________________________ SCLK S DAC ADDR DAC ON S DAC ADDR DAC ON S DAC ADDR DAC ON S DAC ADDR DAC ON S DAC ADDR DAC OFF DAC DATA DAC DATA DAC DATA DAC DATA DAC DATA DIN OUT NOTE: "S" DENOTES THE BEGINNING OF A CONTROL WORD CS Figure 5. DAC Single Conversion Mode Timing Diagram SCLK AIN DOUT MSB 1 2 3 4 tCONV tCONV LSB ACQUISITION MODE ACQUISITION MODE ACQUISITION MODE MSB LSB MSB LSB MSB LSB CS SS ADC ADDR ADC ON S ADC ADDR ADC ON S ADC ADDR ADC ON S ADC ADDR ADC ON S ADC ADDR ADC OFF ADC ON CONVERSION RESULT FOR 1 CONVERSION RESULT FOR 2 CONVERSION RESULT FOR 3 CONVERSION RESULT FOR 4 S ADC ON DIN Figure 6. ADC Single Conversion Mode Timing Diagram |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |