 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
P89C668 Datasheet(PDF) 77 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P89C668 Datasheet(HTML) 77 Page - NXP Semiconductors |
|
|
77 / 89 page  Philips Semiconductors Product data P89C660/P89C662/P89C664/ P89C668 80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM 2002 Oct 28 77 AC ELECTRICAL CHARACTERISTICS (6 CLOCK MODE) Tamb = 0 °C to +70 °C, VCC = 5 V ± 10% or –40 °C to +85 °C, VCC = 5 V ±5%, VSS = 0 V1, 2, 3 VARIABLE CLOCK4 20 MHz CLOCK4 SYMBOL FIGURE PARAMETER MIN MAX MIN MAX UNIT 1/tCLCL 57 Oscillator frequency 0 20 – – MHz tLHLL 57 ALE pulse width tCLCL–40 – 10 – ns tAVLL 57 Address valid to ALE low 0.5tCLCL–20 – 5 – ns tLLAX 57 Address hold after ALE low 0.5tCLCL–20 – 5 – ns tLLIV 57 ALE low to valid instruction in – 2tCLCL–65 – 35 ns tLLPL 57 ALE low to PSEN low 0.5tCLCL–20 – 5 – ns tPLPH 57 PSEN pulse width 1.5tCLCL–45 – 30 – ns tPLIV 57 PSEN low to valid instruction in – 1.5tCLCL–60 – 15 ns tPXIX 57 Input instruction hold after PSEN 0 – 0 – ns tPXIZ 57 Input instruction float after PSEN – 0.5tCLCL–20 – 5 ns tAVIV 57 Address to valid instruction in – 2.5tCLCL–80 – 45 ns tPLAZ 57 PSEN low to address float – 10 – 10 ns Data Memory tRLRH 58, 59 RD pulse width 3tCLCL–100 – 50 – ns tWLWH 58, 59 WR pulse width 3tCLCL–100 – 50 – ns tRLDV 58, 59 RD low to valid data in – 2.5tCLCL–90 – 35 ns tRHDX 58, 59 Data hold after RD 0 – 0 – ns tRHDZ 58, 59 Data float after RD – tCLCL–20 – 5 ns tLLDV 58, 59 ALE low to valid data in – 4tCLCL–150 – 50 ns tAVDV 58, 59 Address to valid data in – 4.5tCLCL–165 – 60 ns tLLWL 58, 59 ALE low to RD or WR low 1.5tCLCL–50 1.5tCLCL+50 25 125 ns tAVWL 58, 59 Address valid to WR low or RD low 2tCLCL–75 – 25 – ns tQVWX 58, 59 Data valid to WR transition 0.5tCLCL–25 – 0 – ns tWHQX 58, 59 Data hold after WR 0.5tCLCL–20 – 5 – ns tQVWH 59 Data valid to WR high 3.5tCLCL–130 – 45 – ns tRLAZ 58, 59 RD low to address float – 0 – 0 ns tWHLH 58, 59 RD or WR high to ALE high 0.5tCLCL–20 0.5tCLCL+20 5 45 ns External Clock tCHCX 61 High time 20 tCLCL–tCLCX – – ns tCLCX 61 Low time 20 tCLCL–tCHCX – – ns tCLCH 61 Rise time – 5 – – ns tCHCL 61 Fall time – 5 – – ns Shift Register tXLXL 60 Serial port clock cycle time 6tCLCL – 300 – ns tQVXH 60 Output data setup to clock rising edge 5tCLCL–133 – 117 – ns tXHQX 60 Output data hold after clock rising edge tCLCL–30 – 20 – ns tXHDX 60 Input data hold after clock rising edge 0 – 0 – ns tXHDV 60 Clock rising edge to input data valid – 5tCLCL–133 – 117 ns NOTES: 1. Parameters are valid over operating temperature range unless otherwise specified. 2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF. 3. Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers. 4. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
