VDP313XY datasheet(55/76 Pages) MICRONAS

55 / 76 page

ADVANCE INFORMATION

VDP 313xY

Micronas

3.3. Pin Descriptions

Pin 1

− Test Input, TEST (Fig. 3–3)

This pin enables factory test modes. For normal opera-

tion it must be connected to ground.

Pin 2

− Reset Input, RESQ (Fig. 3–4)

A low level on this pin resets the VDP31xxY.

Pin 3

− I2C Bus Clock, SCL (Fig. 3–4)

This pin connects to the I2C bus clock line.

Pin 4

− I2C Bus Data, SDA (Fig. 3–4)

This pin connects to the I2C bus data line.

Pin 5

− Ground (Digital Shield), GNDD

Pin 6

− Half Contrast Switch Input, HCS (Fig. 3–22)

Via this input pin the output level of the analog RGB

output pins can be reduced by 6 dB.

Pin 7

− Front Sync Output, FSY (Fig. 3–21)

This pin supplies the front sync information

Pin 8

− Composite Sync Output, CSY (Fig. 3–21)

This output supplies a standard composite sync signal

that is compatible to the analog RGB output signals.

Pin 9

− Vertical Sync Output, VS (Fig. 3–21)

This pin supplies the vertical sync information.

Pin 10

− Interlace Output, INTLC (Fig. 3–21)

This pin supplies the interlace information, with pro-

grammable polarity.

Pin 11

− Vertical Protection Input, VPROT (Fig. 3–14)

The vertical protection circuitry prevents the picture

tube from burn-in in the event of a malfunction of the

vertical deflection stage. During vertical blanking, a

signal level of 2.5 V is sensed. If a negative edge can-

not be detected, the RGB output signals are blanked.

Pin 12

− Safety Input, SAFETY (Fig. 3–14)

This is a three-level input. Low level means normal

function. At the medium level RGB signals are blanked

and at high level RGB signals are blanked and hori-

zontal drive is shut off.

Pin 13

− Horizontal Flyback Input, HFLB (Fig. 3–14)

Via this pin the horizontal flyback pulse is supplied to

the VDP 313xY.

Pin 14

− Ground (Digital Circuitry Front-end), GNDD

Pin 15, 17

− Supply Voltage (Digital Circuitry), VSUPD

Pin 16

− Ground (Digital Circuitry Back-end), GNDD

Pin 18

−24 − IO Port Expander, PORT[6:0] (Fig. 3–21,

Fig. 3–22)

These pins provide an I2C programmable I/O port,

which can be used to read and write slow external sig-

nals.

Pin 25

− Ground (Digital Shield), GNDD.

Pin 26, 27

− Range Switch for Measurement ADC,

RSW1, RSW2 (Fig. 3–18)

These pins are open drain pull-down outputs. RSW1 is

switched off during cutoff and whitedrive measure-

ment. RSW2 is switched off during cutoff measure-

ment only.

Pin 28

− Measurement ADC Input, SENSE (Fig. 3–19)

This is the input of the analog digital converter for the

picture and tube measurement.

Pin 29

− Ground (Measurement ADC Reference

Input), GNDM

This is the ground reference for the measurement A/D

converter.

Pin 30

− Vertical Sawtooth Output Q, VERTQ

(Fig. 3–16)

This pin supplies the drive signal for the vertical output

stage. The drive signal is generated with 15-bit preci-

sion by the Fast Processor in the front-end. The analog

voltage is generated by a 4-bit current-DAC with exter-

nal registor and uses digital noise shaping.

Pin 31

− Vertical Sawtooth Output, VERT (Fig. 3–16)

This pin supplies the inverted signal of pin 30.

Together with pin 30 it can be used to drive symmetri-

cal deflection amplifiers.

Pin 32

− East−West Parabola Output, EW (Fig. 3–17)

This pin supplies the parabola signal for the East-West

correction. The drive signal is generated with 15 bit

precision by the Fast Processor in the front-end. The

analog voltage is generated by a 4-bit current-DAC

with external resistor and uses digital noise shaping.

Pin 33

− DAC Current Reference, XREF (Fig. 3–20)

External reference resistor for DAC output currents,

typical 10 k

Ω to adjust the output current of the D/A

converters. (see recommended operating conditions).

This resistor has to be connected to analog ground as

closely as possible to the pin without any capacitor.

Pin 34

− Scan Velocity Modulation Output, SVMOUT

(Fig. 3–12)

This output delivers the analog SVM signal. The D/A

converter is a current sink like the RGB D/A convert-

ers. At zero signal the output current is 50 % of the

maximum output current.

Pin 35

− Ground (Analog Back-end), GNDAB

Pin 36

− Supply Voltage (Analog Back-end), VSUPAB

VDP313XY Datasheet(PDF) 55 Page - Micronas

VDP313XY Datasheet(HTML) 55 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL