CAM35C44 datasheet(17/50 Pages) SMSC

17 / 50 page

Multiplexed Addressing

When multiplexed address modes are selected,

i.e. HS[1:0] = 02H or 03H (TABLE 3), register

addresses are decoded from the Multiplexed

Address/Data Bus AD[7:0], the Block Select bits

BS[2:0] and the chip select nCS pin.

In the multiplexed addressing modes the 5 low-

order bits of the Multiplexed Address/Data Bus

AD[4:0] determine the register address while the

Block

Select

bits

BS[2:0]

qualify

the

three high-order Multiplexed Address/Data Bus

bits, AD[7:5]; i.e., BS[2:0] decodes which of eight

32-byte blocks is selected in the 256-byte page

decoded by nCS. Note: page address decoding

must be done externally.

For example, TABLE 10 illustrates that if BS[2:0]

= 01H, nCS = 0 (active), and AD[7:0] = 20H, the

Index Register in the Configuration Bank has

been selected.

Two extra GPIO pins GPIO[4:3] are available in

the multiplexed address modes.

TABLE 10 - EXAMPLE MULTIPLEXED ADDRESS DECODING

256-BYTE

ADDRESS

PAGE

32-BYTE ADDRESS

BLOCK

MULTIPLEX

ADDR/DATA BUS

DESCRIPTION

nCS

BS2

BS1

BS0

AD[7:0]

XXH

No Decode: Invalid Page

20H

Decode Configuration Bank Index

00H

No Decode: Invalid Block

CAM35C44 Datasheet(PDF) 17 Page - SMSC Corporation

CAM35C44 Datasheet(HTML) 17 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL