Electronic Components Datasheet Search
  English  ▼

X  

M68SDIL Datasheet(PDF) 93 Page - Motorola, Inc

Part # M68SDIL
Description  Microcontrollers
PDF  460 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

M68SDIL Datasheet(HTML) 93 Page - Motorola, Inc

Back Button M68SDIL Datasheet HTML 89Page - Motorola, Inc M68SDIL Datasheet HTML 90Page - Motorola, Inc M68SDIL Datasheet HTML 91Page - Motorola, Inc M68SDIL Datasheet HTML 92Page - Motorola, Inc M68SDIL Datasheet HTML 93Page - Motorola, Inc M68SDIL Datasheet HTML 94Page - Motorola, Inc M68SDIL Datasheet HTML 95Page - Motorola, Inc M68SDIL Datasheet HTML 96Page - Motorola, Inc M68SDIL Datasheet HTML 97Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 460 page
background image
Bus Control and Input/Output
Registers
MC68HC912D60A — Rev 3.0
Technical Data
MOTOROLA
Bus Control and Input/Output
93
RDWE — Read/Write Enable
Normal: write once; Special: write anytime EXCEPT the first time.
Read anytime. This bit has no effect in single-chip modes.
0 = PE2 is a general-purpose I/O pin.
1 = PE2 is configured as the R/W pin. In single chip modes, RDWE
has no effect and PE2 is a general-purpose I/O pin.
R/W is used for external writes. After reset in normal expanded mode,
it is disabled. If needed it should be enabled before any external
writes.
CALE — Calibration Reference Enable
Read and write anytime.
0 = Calibration reference is disabled and PE7 is general-purpose
I/O in single chip or peripheral modes or if the NDBE bit is set.
1 = Calibration reference is enabled on PE7 in single chip and
peripheral modes or if the NDBE bit is set.
DBENE — DBE or Inverted E Clock on Port E[7]
Normal modes: write once. Special modes: write anytime EXCEPT
the first; read anytime.
DBENE controls which signal is output on PE7 when NDBE control bit
is cleared. The inverted ECLK output can be used to latch the address
for demultiplexing. It has the same behaviour as the ECLK, except it
is inverted. Please note that in the case of idle expansion bus, the ‘not
ECLK’ signal could stay high for many cycles.
The DBNE bit has no effect in single chip or peripheral modes and
PE7 is defaulted to the CAL function if the CALE bit is set in the PEAR
register or to an I/O otherwise.
0 = PE7 pin used for DBE external control of data enable on
memories in expanded modes when NDBE = 0
1 = PE7 pin used for inverted ECLK output in expanded modes
when NDBE = 0
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com