| Electronic Components Datasheet Search |
|
WT6124 Datasheet(PDF) 11 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
WT6124 Datasheet(HTML) 11 Page - List of Unclassifed Manufacturers |
|
11 / 39 page ![]() WT6132/WT6124/WT6116 Data Sheet Rev. 1.01 Weltrend Semiconductor, Inc. Page 12 Composite Sync Signal Separator Composite sync signal separator extract Vsync signal from HIN or SOGIN input pin by filtering pulses which is less than 6us. The output Vsync signal will be widened about 5.5~6.5us. The output Hsync will be replaced by 2us pulse during Vsync pulse. The composite sync signal separator can handle H+V and H exclusive OR V signals. Fig.5 shows the timing relationship of the extracted H and V sync signals. If Hsync output do not want to insert pseudo H pulses (EXTRHS signal) during Vsync pulse, set BYPASS bit can let HOUT pin output waveform same as Hsync input (Note: polarity can be controlled by HOPOL bit). Bypass H pulse Bypass H pulse Insert H pulse 5.5~6.5us 2us 2us Hsync Vsync H+V H XOR V Bypass H pulse Bypass H pulse Insert H pulse 5.5~6.5us 2us 2us Hsync Vsync H EORV EXTRHS EXTRVS EXTRHS EXTRVS Fig. 6 Timing relationship of composite sync signal separator |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |