Electronic Components Datasheet Search
  English  ▼

X  

MAX1167BEEE Datasheet(PDF) 5 Page - Maxim Integrated Products

Part # MAX1167BEEE
Description  Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX1167BEEE Datasheet(HTML) 5 Page - Maxim Integrated Products

  MAX1167BEEE Datasheet HTML 1Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 2Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 3Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 4Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 5Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 6Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 7Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 8Page - Maxim Integrated Products MAX1167BEEE Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
Multichannel, 16-Bit, 200ksps Analog-to-Digital
Converters
_______________________________________________________________________________________
5
ELECTRICAL CHARACTERISTICS (continued)
(AVDD = DVDD = +4.75V to +5.25V, fSCLK = 4.8MHz external clock (50% duty cycle), 24 clocks/conversion (200ksps), external VREF
= +4.096V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Shutdown Supply Current
IAVDD +
IDVDD
CS = DVDD, SCLK = 0, DIN = 0,
DSPR = DVDD, full power-down
0.6
10
µA
Power-Supply Rejection Ratio
PSRR
AVDD = DVDD = 4.75V to 5.25V, full-scale
input (Note 9)
63
dB
TIMING CHARACTERISTICS (Figures 1, 2, 8, and 16)
(AVDD = DVDD = +4.75V to +5.25V, fSCLK = 4.8MHz external clock (50% duty cycle), 24 clocks/conversion (200ksps), external
VREF = +4.096V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Acquisition Time
tACQ
External clock (Note 6)
729
ns
SCLK to DOUT Valid
tDO
CDOUT = 30pF
50
ns
CS Fall to DOUT Enable
tDV
CDOUT = 30pF
80
ns
CS Rise to DOUT Disable
tTR
CDOUT = 30pF
80
ns
CS Pulse Width
tCSW
100
ns
SCLK rise
CS to SCLK Setup
tCSS
SCLK fall (DSP)
100
ns
SCLK rise
CS to SCLK Hold
tCSH
SCLK fall (DSP)
0ns
Conversion
93
SCLK High Pulse Width
tCH
Duty cycle 45% to 55%
Data transfer
50
ns
Conversion
93
SCLK Low Pulse Width
tCL
Duty cycle 45% to 55%
Data transfer
50
ns
SCLK Period
tCP
209
ns
SCLK rise
DIN to SCLK Setup
tDS
SCLK fall (DSP)
50
ns
SCLK rise
DIN to SCLK Hold
tDH
SCLK fall (DSP)
0ns
CS Falling to DSPR Rising
tDF
100
ns
DSPR to SCLK Falling Setup
tFSS
100
ns
DSPR to SCLK Falling Hold
tFSH
0ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com