Electronic Components Datasheet Search
  English  ▼

X  

P83C180 Datasheet(PDF) 49 Page - NXP Semiconductors

Part # P83C180
Description  80C51 type core
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P83C180 Datasheet(HTML) 49 Page - NXP Semiconductors

Back Button P83C180 Datasheet HTML 45Page - NXP Semiconductors P83C180 Datasheet HTML 46Page - NXP Semiconductors P83C180 Datasheet HTML 47Page - NXP Semiconductors P83C180 Datasheet HTML 48Page - NXP Semiconductors P83C180 Datasheet HTML 49Page - NXP Semiconductors P83C180 Datasheet HTML 50Page - NXP Semiconductors P83C180 Datasheet HTML 51Page - NXP Semiconductors P83C180 Datasheet HTML 52Page - NXP Semiconductors P83C180 Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 84 page
background image
1997 Dec 12
49
Philips Semiconductors
Product specification
Microcontrollers for monitors with DDC
interface, auto-sync detection and sync proc.
P83Cx80; P87C380
17.5
DDC2AB/DDC2B+ protocol
DDC2AB/DDC2B+ is a superset of DDC2B. Monitors that
implement DDC2AB/DDC2B+ are full featured
ACCESS.bus devices. Essentially, they are similar to
DDC2B. The I2C-bus interface forms the fundamental
layer for both protocols. However, in DDC2AB/DDC2B+
the default address for monitors is assigned to 6EH
instead of A0H and A1H in DDC2B. Monitors and hosts
can play both the roles of master and slave. Under this
kind of protocol, it is easy to extend the support for hosts
to read VESA Video Display Information Format (VDIF)
and remotely control monitor functions.
The read/write protocols can be the same as described in
Section 17.4.
Nevertheless, the command/information sequence
between host and monitor must conform to the
specification of ACCESS.bus.
Timing rules specified in ACCESS.bus such as maximum
response time to RESET message (<250 ms) from host,
maximum time to hold SCL LOW (<2 ms) etc., can be
satisfied through software checks and built-in timers such
as Timer 0 and Timer 1 in the P83C880. In
DDC2AB/DDC2B+ the monitor itself can act as a master to
activate the transaction. The default address assigned for
the host is 50H.
Figure 26 shows the overview and relationship between
software and the existing I2C-bus hardware for the DDC
interface.
Fig.26 The conceptual structure of the DDC interface.
handbook, full pagewidth
MGG035
DDC INTERRUPT
VECTOR ADDRESS
(002BH)
MODE = 1
CHECK MODE FLAG IN DDCCON
MODE = 0
DDC2B
+/DDC2AB
COMMAND
RECEIVED
DDC2B
COMMAND
RECEIVED
DDC2B
+/DDC2AB
UTILITIES
DDC2B
UTILITIES
I2C-BUS
SERVICE ROUTINES
DDC1
UTILITIES
I2C-BUS INTERFACE
(HARDWARE)
DDC1 TRANSMITTER
(HARDWARE)
SWENB = 0
SWENB = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com