HMC703LP4E datasheet(43/58 Pages) AD

43 / 58 page

6 - 43

HMC703LP4E

v02.0813

8 GHz fractional syntHesizer

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824

978-250-3343 • 978-250-3373 fax • Order On-line at www.hittite.com

Application Support: pll@hittite.com

cific address, it is necessary in the first sPI cycle to write the desired address to Reg 00h[4:0], then in the next sPI cycle

the desired data will be available on LD_sDO.

An example of the Open Mode two cycle procedure to read from any random address is as follows:

a. The Master (host), on the first 24 falling edges of sCK places 24 bit data, d23:d0, MsB first, on sDI

as shown in Figure 44. d23:d5 should be set to zero. d4:d0 = address of the register to be READ on

the next cycle.

b. the slave (synthesizer) shifts in data on sDI on the first 24 rising edges of sCK

c. Master places 5 bit register address , r4:r0, ( the address the WRITE ADDREss register), MsB first,

on the next 5 falling edges of sCK (25-29). r4:r0=00000.

d. slave shifts the register bits on the next 5 rising edges of sCK (25-29).

e. Master places 3 bit chip address, a2:a0, MsB first, on the next 3 falling edges of sCK (30-32).The

HMC703LP4E chip address is fixed at 000.

slave shifts the chip address bits on the next 3 rising edges of sCK (30-32).

g. Master asserts sEN after the 32nd rising edge of sCK.

h. slave registers the sDI data on the rising edge of sEN.

Master clears sEN to complete the address transfer of the two part READ cycle.

If we do not wish to write data to the chip at the same time as we do the second cycle , then it is

recommended to simply rewrite the same contents on sDI to Register zero on the READ back part

of the cycle.

k. Master places the same sDI data as the previous cycle on the next 32 falling edges of sCK.

slave (synthesizer) shifts the sDI data on the next 32 rising edges of sCK.

m. slave places the desired data (i.e. data from address in Reg 00h[4:0 ]) on LD_sDO on the next 32

rising edges of sCK. Lock Detect is disabled.

n. Master asserts sEN after the 32nd rising edge of sCK to complete the cycle and revert back to Lock

Detect on LD_sDO.

Note that if the chip address bits are unrecognized (a2:a0), the slave will tri-state the LD_sDO output to prevent a pos-

sible bus contention issue.

table 12. sPi open Mode - read timing characteristics

Parameter

Conditions

Min.

Typ.

Max.

Units

sDI setup time

sDI hold time

sEN low duration

sEN high duration

sCK Rising Edge to sDO time

sEN to sCK Recovery Time

sCK 32 Rising Edge to sEN Rising Edge

8.2+0.2ns/pF

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

For price, delivery, and to place orders: Analog Devices, Inc.,

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106

Phone: 781-329-4700 • Order online at www.analog.com

Application Support: Phone: 1-800-ANALOG-D

HMC703LP4E Datasheet(PDF) 43 Page - Analog Devices

HMC703LP4E Datasheet(HTML) 43 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL